74LCXZ16240 [FAIRCHILD]
Low Voltage 16-Bit Inverting Buffer/Line Driver with 5V Tolerant Inputs/Outputs (Preliminary); 低电压16位具有5V容限输入/输出缓冲器/线路驱动器(初步)型号: | 74LCXZ16240 |
厂家: | FAIRCHILD SEMICONDUCTOR |
描述: | Low Voltage 16-Bit Inverting Buffer/Line Driver with 5V Tolerant Inputs/Outputs (Preliminary) |
文件: | 总8页 (文件大小:90K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Preliminary
February 2000
Revised February 2000
74LCXZ16240
Low Voltage 16-Bit Inverting Buffer/Line Driver with
5V Tolerant Inputs/Outputs (Preliminary)
General Description
Features
■ 5V tolerant inputs and outputs
The LCXZ16240 contains sixteen inverting buffers with 3-
STATE outputs designed to be employed as a memory and
address driver, clock driver, or bus-oriented transmitter/
receiver. The device is nibble controlled. Each nibble has
separate 3-STATE control inputs which can be shorted
together for full 16-bit operation.
■ Guaranteed power up/down high impedance
■ Supports live insertion/withdrawal
■ 2.7V–3.6V VCC specifications provided
■ 4.5 ns tPD max (VCC = 3.3V), 20 µA ICC max
■ ±24 mA output drive (VCC = 3.0V)
When VCC is between 0 and 1.5V, the LCXZ16240 is in the
high impedance state during power up or power down. This
places the outputs in the high impedance (Z) state prevent-
ing intermittent low impedance loading or glitching in bus
oriented applications.
■ Implements patented noise/EMI reduction circuitry
■ Latch-up performance exceeds 500 mA
■ ESD performance:
Human body model > 2000V
The LCXZ16240 is designed for low voltage (2.7V or 3.3V)
VCC applications with capacity of interfacing to a 5V signal
Machine model > 200V
environment.
The LCXZ16240 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
Ordering Code:
Order Number
74LCXZ16240MEA
74LCXZ16240MTD
Package Number
MS48A
Package Description
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
MTD48
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Logic Symbol
Pin Descriptions
Pin Names
Description
OEn
Output Enable Inputs (Active LOW)
I0–I15
O0–O15
Inputs
Outputs
© 2000 Fairchild Semiconductor Corporation
DS500257
www.fairchildsemi.com
Preliminary
Truth Tables
Inputs
OE1
Outputs
Inputs
Outputs
O8–O11
I0–I3
O0–O3
OE3
I8–I11
L
L
L
H
X
H
L
L
L
L
H
X
H
L
H
Z
H
Z
Inputs
OE2
Outputs
O4–O7
Inputs
Outputs
O12–O15
I4–I7
OE4
I12–I15
L
L
L
H
X
H
L
L
L
L
H
X
H
L
H
Z
H
Z
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
Functional Description
The LCXZ16240 contains sixteen inverting buffers with 3-
STATE standard outputs. The device is nibble (4 bits) con-
trolled with each nibble functioning identically, but indepen-
dent of the other. The control pins may be shorted together
to obtain full 16-bit operation. The 3-STATE outputs are
controlled by an Output Enable (OEn) input for each nibble.
When OEn is LOW, the outputs are in 2-state mode. When
OEn is HIGH, the outputs are in the high impedance mode,
but this does not interfere with entering new data into the
inputs.
Logic Diagram
www.fairchildsemi.com
2
Preliminary
Absolute Maximum Ratings(Note 1)
Symbol
Parameter
Supply Voltage
Value
Conditions
Units
VCC
VI
−0.5 to +7.0
−0.5 to +7.0
−0.5 to +7.0
V
V
DC Input Voltage
VO
DC Output Voltage
Output in 3-STATE or VCC = 0–1.5V
V
−0.5 to VCC + 0.5 Output in HIGH or LOW State (Note 2)
IIK
DC Input Diode Current
DC Output Diode Current
−50
−50
VI < GND
mA
mA
IOK
VO < GND
O > VCC
+50
V
IO
DC Output Source/Sink Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
±50
mA
mA
mA
°C
ICC
±100
IGND
TSTG
±100
−65 to +150
Recommended Operating Conditions (Note 3)
Symbol
VCC
Parameter
Min
Max
Units
Supply Voltage
Input Voltage
Output Voltage
Operating
2.7
0
3.6
5.5
VCC
5.5
±24
±12
85
V
V
VI
VO
HIGH or LOW State
0
V
3-STATE or VCC = OFF
0
IOH/IOL
Output Current
V
V
CC = 3.0V − 3.6V
CC = 2.7V − 3.0V
mA
TA
Free-Air Operating Temperature
−40
°C
∆t/∆V
Input Edge Rate, VIN = 0.8V–2.0V, VCC = 3.0V
0
10
ns/V
Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated
at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recom-
mended Operating Conditions” table will define the conditions for actual device operation.
Note 2: I Absolute Maximum Rating must be observed.
O
Note 3: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
V
T = −40°C to +85°C
A
CC
Symbol
Parameter
Conditions
Units
(V)
2.7 − 3.6
2.7 − 3.6
2.7 − 3.6
2.7
Min
2.0
Max
V
V
V
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
V
V
IH
0.8
IL
I
I
I
I
I
I
I
I
= −100 µA
= −12 mA
= −18 mA
= −24 mA
= 100 µA
= 12 mA
V
− 0.2
CC
OH
OH
OH
OH
OH
OL
OL
OL
OL
2.2
V
V
3.0
2.4
2.2
3.0
V
LOW Level Output Voltage
2.7 − 3.6
2.7
0.2
0.4
OL
= 16 mA
3.0
0.4
= 24 mA
3.0
0.55
±5.0
I
I
Input Leakage Current
0 ≤ V ≤ 5.5V
2.7 − 3.6
µA
µA
µA
µA
I
I
3-STATE Output Leakage
0 ≤ V ≤ 5.5V
O
OZ
2.7 − 3.6
0
±5.0
10
V = V or V
IL
I
IH
I
I
Power-Off Leakage Current
Power Up/Down
V or V = 5.5V
OFF
I
O
V
= 0.5V to V
PU/PD
O
CC
CC
0 − 1.5
±5.0
3-STATE Output Current
Quiescent Supply Current
V = GND or V
I
I
V = V or GND
2.7 − 3.6
2.7 − 3.6
2.7 − 3.6
225
±225
500
CC
I
CC
µA
µA
3.6V ≤ V , V ≤ 5.5V (Note 4)
I
O
∆I
Increase in I per Input
V
= V −0.6V
CC
CC
IH CC
Note 4: Outputs disabled or 3-STATE only.
3
www.fairchildsemi.com
Preliminary
AC Electrical Characteristics
T
= −40°C to +85°C, R = 500 Ω
L
A
V
= 3.3V ± 0.3V
V
= 2.7V
CC
CC
Symbol
Parameter
Units
C
= 50 pF
C = 50 pF
L
L
Min
1.5
1.5
1.5
1.5
1.5
1.5
Max
Min
Max
t
t
t
t
t
t
t
t
Propagation Delay
Data to Output
4.5
4.5
5.4
5.4
5.3
5.3
1.0
1.0
1.5
1.5
1.5
1.5
1.5
1.5
5.3
5.3
6.0
6.0
5.4
5.4
PHL
ns
ns
ns
ns
PLH
Output Enable Time
PZL
PZH
PLZ
Output Disable Time
PHZ
OSHL
OSLH
Output to Output Skew (Note 5)
Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
) or LOW-to-HIGH (t
).
OSHL
OSLH
Dynamic Switching Characteristics
T
= 25°C
V
(V)
A
CC
Symbol
Parameter
Conditions
= 50 pF, V = 3.3V, V = 0V
Unit
Typical
0.8
V
V
Quiet Output Dynamic Peak V
C
C
3.3
3.3
V
V
OLP
OLV
OL
L
IH
IL
Quiet Output Dynamic Valley V
= 50 pF, V = 3.3V, V = 0V
−0.8
OL
L
IH
IL
Capacitance
Symbol
Parameter
Conditions
= Open, V = 0V or V
Typical
Units
C
Input Capacitance
Output Capacitance
Power Dissipation Capacitance
V
V
V
7
8
pF
pF
pF
IN
CC
CC
CC
I
CC
C
= 3.3V, V = 0V or V
I CC
OUT
PD
C
= 3.3V, V = 0V or V , f = 10 MHz
20
I
CC
www.fairchildsemi.com
4
Preliminary
AC LOADING and WAVEFORMS Generic for LCX Family
FIGURE 1. AC Test Circuit (CL includes probe and jig capacitance)
VI
CL
6V for VCC = 3.3V, 2.7V
VCC * 2 for VCC = 2.5V
50 pF
30 pF
3-STATE Output High Enable and
Disable Times for Logic
Waveform for Inverting and Non-Inverting Functions
Setup Time, Hold Time and Recovery Time for Logic
Propagation Delay. Pulse Width and trec Waveforms
trise and tfall
3-STATE Output Low Enable and
Disable Times for Logic
FIGURE 2. Waveforms
(Input Characteristics; f =1MHz, tR = tF = 3ns)
VCC
Symbol
3.3V ± 0.3V
1.5V
2.7V
1.5V
1.5V
Vmi
Vmo
Vx
1.5V
V
V
OL + 0.3V
OH − 0.3V
V
V
OL + 0.3V
OH − 0.3V
Vy
5
www.fairchildsemi.com
Preliminary
Schematic Diagram Generic for LCX Family
www.fairchildsemi.com
6
Preliminary
Physical Dimensions inches (millimeters) unless otherwise noted
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
Package Number MS48A
7
www.fairchildsemi.com
Preliminary
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
8
相关型号:
74LCXZ16240MEA
Low Voltage 16-Bit Inverting Buffer/Line Driver with 5V Tolerant Inputs/Outputs (Preliminary)
FAIRCHILD
74LCXZ16240MTD
Low Voltage 16-Bit Inverting Buffer/Line Driver with 5V Tolerant Inputs/Outputs (Preliminary)
FAIRCHILD
74LCXZ16245
Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs
FAIRCHILD
74LCXZ16245GX
Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明