74LVX86T [ETC]
Quad 2-input Exclusive OR (XOR) Gate ; 四2输入异或（ XOR ）门\n
| 型号： | 74LVX86T |
| 厂家： | 
ETC |
| 描述： | Quad 2-input Exclusive OR (XOR) Gate
|
| 文件： | 总8页 (文件大小：59K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74LVX86
LOW VOLTAGE CMOS QUAD EXCLUSIVE OR GATE
■
■
HIGH SPEED:tPD =5.8ns (TYP.) atVCC = 3.3V
INPUT VOLTAGELEVEL:
VIL =0.8V,VIH =2V atVCC =3V
LOW POWER DISSIPATION:
I
■
■
■
■
■
■
■
CC =2 µA (MAX.) at TA =25 oC
M
T
LOWNOISE:
(Micro Package)
(TSSOPPackage)
VOLP =0.3 V (TYP.)at VCC = 3.3V
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4 mA (MIN)
BALANCEDPROPAGATIONDELAYS:
tPLH tPHL
ORDER CODES :
74LVX86M
74LVX86T
It has better speed performance at 3.3V than 5V
LS-TTL family combined with the true CMOS low
power consumption.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface5V to 3V.
OPERATING VOLTAGERANGE:
VCC (OPR)= 2V to 3.6V(1.2VDataRetention)
PIN AND FUNCTION COMPATIBLEWITH
74 SERIES86
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
The 74LVX86 is a low voltage CMOS QUAD
EXCLUSIVE OR GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology. It is ideal for low
power and low noise 3.3V applications.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/8
March 1999
74LVX86
INPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
7
SYMBOL NAME AND FUNCTION
1A to 4A Data Inputs
1B to 4B Data Inputs
1Y to 4Y Data Outputs
GND
VCC
Ground (0V)
14
Positive Supply Voltage
TRUTH TABLE
A
L
B
Y
L
L
H
L
L
H
H
L
H
H
H
ABSOLUTE MAXIMUM RATINGS
Symbol
VCC
VI
Parameter
Value
Unit
V
Supply Voltage
-0.5 to +7.0
-0.5 to 7.0
-0.5 to VCC + 0.5
- 20
DC Input Voltage
V
VO
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
V
IIK
mA
mA
mA
mA
oC
IOK
± 20
IO
± 25
ICC or IGND DC VCC or Ground Current
± 50
Tstg
TL
Storage Temperature
-65 to +150
Lead Temperature (10 sec)
300
oC
AbsoluteMaximum Ratingsarethose values beyond whichdamage tothe device may occur. Functional operation under these condition isnot implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
VI
Parameter
Supply Voltage (note 1)
Value
2 to 3.6
Unit
V
Input Voltage
0 to 5.5
V
VO
Output Voltage
0 to VCC
-40 to +85
0 to 100
V
oC
Top
Operating Temperature:
dt/dv
Input Rise and Fall Time (VCC = 3V) (note 2)
ns/V
1) Truth Table guaranteed: 1.2V to 3.6V
2)VIN from0.8Vto2V
2/8
74LVX86
DC SPECIFICATIONS
Symbol
Parameter
Test Conditions
Value
TA = 25 oC
Min. Typ. Max. Min. Max.
Unit
VCC
(V)
-40 to 85 oC
VIH
High Level Input Voltage
Low Level Input Voltage
2.0
3.0
3.6
2.0
3.0
3.6
2.0
3.0
3.0
2.0
3.0
3.0
3.6
3.6
1.5
2.0
2.4
1.5
2.0
2.4
V
V
V
V
VIL
0.5
0.8
0.8
0.5
0.8
0.8
VI(*)
VIH or
VIL
=
VOH
High Level Output
Voltage
IO=-50 µA
IO=-50 µA
IO=-4 mA
1.9
2.9
2.0
3.0
1.9
2.9
2.58
2.48
VI(*)
VIH or
VIL
=
VOL
Low Level Output
Voltage
I =50 A
µ
O
0.0
0.0
0.1
0.1
0.36
±0.1
2
0.1
0.1
0.44
±1
IO=50 µA
IO=4 mA
II
Input Leakage Current
VI = 5V or GND
VI = VCC or GND
µA
µA
ICC
Quiescent Supply
Current
20
(*) All outputs loaded.
DYNAMIC SWITCHING CHARACTERISTICS
Symbol
Parameter
Test Conditions
Value
TA = 25 oC
Unit
VCC
-40 to 85 oC
(V)
Min. Typ. Max. Min. Max.
VOLP Dynamic Low Voltage
3.3
0.3
0.5
Quiet Output (note 1, 2)
VOLV
-0.5
-0.3
VIHD
VILD
Dynamic High Voltage
Input (note 1, 3)
3.3
3.3
2
CL = 50 pF
V
Dynamic Low Voltage
Input (note 1, 3)
0.8
1)Worstcase package
2)Max number ofoutputs defined as (n). Datainputs aredriven 0Vto3.3V, (n -1)outputs switching andone outputatGND
3)max number ofdatainputs (n)switching.(n-1)switching 0Vto3.3V. Inputsunder testswitching: 3.3Vtothreshold (VILD),0V tothreshold (VIHD).f=1MHz
3/8
74LVX86
AC ELECTRICAL CHARACTERISTICS
(Input tr = tf =3 ns)
Symbol
Parameter
Test Condition
Value
TA = 25 oC
Min. Typ. Max. Min. Max.
Unit
VCC
(V)
CL
(pF)
-40 to 85 oC
tPLH
tPHL
Propagation Delay Time
2.7
2.7
15
50
15
50
50
50
7.5
14.5
1.0
1.0
1.0
1.0
17.5
21.0
11.0
14.5
1.5
10.0 18.0
ns
ns
3.3(*)
3.3(*)
2.7
5.8
8.3
9.3
12.8
1.5
tOSLH Output to Output Skew
tOSHL
3.3(*)
1.5
1.5
Time (note 1, 2)
1) Skewis defined astheabsolute value ofthe difference between theactual propagation delay for any twooutputs of thesame device switching inthe
same direction, either HIGHor LOW
2) Parameter guaranteed bydesign
(*) Voltagerangeis3.3V ± 0.3V
CAPACITIVE CHARACTERISTICS
Symbol
Parameter
Test Conditions
Value
TA = 25 oC
Min. Typ. Max. Min. Max.
Unit
VCC
(V)
-40 to 85 oC
CIN
Input Capacitance
3.3
3.3
4
10
10
pF
pF
CPD
Power Dissipation
18
Capacitance (note 1)
1)CPD isdefined as thevalue ofthe IC’sinternal equivalent capacitance whichiscalculated fromthe operating current consumption without load. (Referto
TestCircuit).Average operting current can beobtained bythe followingequation. ICC(opr)= CPD • VCC • fIN + ICC/4(per Gate)
4/8
74LVX86
TEST CIRCUIT
CL = 15/50 pF or equivalent (includes jig and probe capacitance)
RT = ZOUT ofpulse generator (typically50Ω)
WAVEFORM: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
5/8
74LVX86
SO-14 MECHANICAL DATA
mm
inch
TYP.
DIM.
MIN.
TYP.
MAX.
1.75
0.2
MIN.
MAX.
0.068
0.007
0.064
0.018
0.010
A
a1
a2
b
0.1
0.003
1.65
0.46
0.25
0.35
0.19
0.013
0.007
b1
C
0.5
0.019
c1
D
45 (typ.)
8.55
5.8
8.75
6.2
0.336
0.228
0.344
0.244
E
e
1.27
7.62
0.050
0.300
e3
F
3.8
4.6
0.5
4.0
5.3
0.149
0.181
0.019
0.157
0.208
0.050
0.026
G
L
1.27
0.68
M
S
8 (max.)
P013G
6/8
74LVX86
TSSOP14 MECHANICAL DATA
mm
inch
TYP.
DIM.
MIN.
TYP.
MAX.
1.1
MIN.
MAX.
0.433
0.006
0.374
0.0118
0.0079
0.201
0.256
0.176
A
A1
A2
b
0.05
0.85
0.19
0.09
4.9
0.10
0.9
0.15
0.95
0.30
0.20
5.1
0.002
0.335
0.0075
0.0035
0.193
0.246
0.169
0.004
0.354
c
D
5
6.4
0.197
0.252
E
6.25
4.3
6.5
E1
e
4.4
4.48
0.173
0.65 BSC
4o
0.0256 BSC
4o
K
0o
8o
0o
8o
L
0.50
0.60
0.70
0.020
0.024
0.028
A2
A
K
L
b
e
A1
c
E
D
E1
PIN 1 IDENTIFICATION
1
7/8
74LVX86
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics
1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China -France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com
.
8/8
相关型号：
74LVXC164245
16-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE-R Outputs
NSC
74LVXC164245MEA
16-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE-R Outputs
NSC
74LVXC164245MEAX
16-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE-R Outputs
NSC
74LVXC164245MTD
16-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE-R Outputs
NSC
74LVXC164245MTDX
16-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE-R Outputs
NSC
74LVXC3245
8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
FAIRCHILD
74LVXC3245MTC
8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明