74LCX126SJX [ETC]
4-Bit Buffer/Driver ; 4位缓冲器/驱动器\n
| 型号： | 74LCX126SJX |
| 厂家： | 
ETC |
| 描述： | 4-Bit Buffer/Driver
|
| 文件： | 总8页 (文件大小：97K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
September 2000
Revised September 2000
74LCX126
Low Voltage Quad Buffer
with 5V Tolerant Inputs and Outputs
General Description
Features
■ 5V tolerant inputs and outputs
The LCX126 contains four independent non-inverting buff-
ers with 3-STATE outputs. Each output is disabled when
the associated output-enable (OE) input is LOW. The
inputs tolerate voltages up to 7V allowing the interface of
5V systems to 3V systems.
■ 2.3V–3.6V VCC specifications provided
■ 5.5 ns tPD max (VCC = 3.3V), 10 µA ICC max
■ Power down high impedance inputs and outputs
■ Supports live insertion/withdrawal (Note 1)
■ ±24 mA output drive (VCC = 3.0V)
The 74LCX126 is fabricated with an advanced CMOS tech-
nology to achieve high speed operation while maintaining
CMOS low power dissipation.
■ Implements patented noise/EMI reduction circuitry
■ Latch-up performance exceeds 500 mA
■ ESD performance:
Human body model > 2000V
Machine model > 100V
Note 1: To ensure the high-impedance state during power up or down, OE
should be tied to GND through a pull-up resistor: the minimum value or the
resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number Package Number
Package Description
74LCX126M
M14A
M14D
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX126SJ
74LCX126MTC
MTC14
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
IEEE/IEC
Truth Table
Pin Descriptions
Inputs
Output
On
Pin Names
Description
Inputs
OEn
An
An
H
H
L
L
H
X
L
H
Z
OEn
Output Enable Inputs
Outputs
On
H = HIGH Voltage Level
L = LOW Voltage Level
Z = High Impedance
X = Immaterial
© 2000 Fairchild Semiconductor Corporation
DS500386
www.fairchildsemi.com
Absolute Maximum Ratings(Note 2)
Symbol
VCC
Parameter
Supply Voltage
Value
Conditions
Units
V
−0.5 to +7.0
−0.5 to +7.0
−0.5 to +7.0
VI
DC Input Voltage
V
VO
DC Output Voltage
Output in 3-STATE
V
−0.5 to VCC + 0.5 Output in HIGH or LOW State (Note 3)
V
IIK
DC Input Diode Current
DC Output Diode Current
−50
−50
VI < GND
mA
IOK
V
V
O < GND
O > VCC
mA
+50
IO
DC Output Source/Sink Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
±50
mA
mA
mA
°C
ICC
±100
IGND
TSTG
±100
−65 to +150
Recommended Operating Condi-
tions (Note 4)
Symbol
Parameter
Min
2.0
1.5
0
Max
3.6
3.6
5.5
VCC
5.5
±24
±12
±8
Units
VCC
Supply Voltage
Operating
Data Retention
V
VI
Input Voltage
V
V
VO
Output Voltage
HIGH or LOW State
3-STATE
0
0
I
OH/IOL
Output Current
V
V
V
CC = 3.0V − 3.6V
CC = 2.7V − 3.0V
CC = 2.3V − 2.7V
mA
TA
Free-Air Operating Temperature
−40
85
°C
∆t/∆V
Input Edge Rate, VIN = 0.8V–2.0V, VCC = 3.0V
0
10
ns/V
Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated
at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recom-
mended Operating Conditions” table will define the conditions for actual device operation.
Note 3: IO Absolute Maximum Rating must be observed.
Note 4: Unused inputs or I/Os must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
VCC
TA = −40°C to +85°C
Symbol
VIH
Parameter
Conditions
Units
(V)
Min
1.7
2.0
Max
HIGH Level Input Voltage
2.3 − 2.7
2.7 − 3.6
2.3 − 2.7
2.7 − 3.6
2.3 − 3.6
V
VIL
LOW Level Input Voltage
HIGH Level Output Voltage
0.7
0.8
V
V
VOH
I
OH = −100 µA
IOH = -8 mA
OH = −12 mA
OH = −18 mA
OH = −24 mA
OL = 100 µA
IOL = 8mA
OL = 12 mA
OL = 16 mA
OL = 24 mA
V
CC − 0.2
2.3
1.8
I
2.7
3.0
2.2
2.4
2.2
I
I
3.0
VOL
LOW Level Output Voltage
I
2.3 − 3.6
0.2
V
2.3
0.6
I
2.7
3.0
0.4
0.4
I
I
3.0
0.55
±5.0
±5.0
II
Input Leakage Current
0 ≤ VI ≤ 5.5V
0 ≤ VO ≤ 5.5V
VI = VIH or VIL
2.3 − 3.6
2.3 − 3.6
µA
µA
IOZ
3-STATE Output Leakage
www.fairchildsemi.com
2
DC Electrical Characteristics (Continued)
VCC
TA = −40°C to +85°C
Symbol
IOFF
Parameter
Conditions
VI or VO = 5.5V
Units
(V)
Min
Max
10
Power-Off Leakage Current
Quiescent Supply Current
0
µA
µA
ICC
VI = VCC or GND
2.3 − 3.6
2.3 − 3.6
2.3 − 3.6
10
3.6V ≤ VI, VO ≤ 5.5V (Note 5)
±10
500
∆ICC
Increase in ICC per Input
VIH = VCC − 0.6V
µA
Note 5: Outputs disabled or 3-STATE only.
AC Electrical Characteristics
Symbol
Parameter
TA = −40°C to +85°C, RL = 500Ω
Units
VCC = 3.3V ± 0.3V
VCC = 2.7V
VCC = 2.5V ± 0.2V
CL = 50 pF
CL = 50 pF
CL = 30 pF
Min
1.5
1.5
1.5
1.5
1.5
1.5
Max
5.5
5.5
6.0
6.0
5.5
5.5
1.0
1.0
Min
1.5
1.5
1.5
1.5
1.5
1.5
Max
6.0
6.0
7.0
7.0
6.5
6.5
Min
1.5
1.5
1.5
1.5
1.5
1.5
Max
6.6
6.6
7.8
7.8
6.6
6.6
tPHL
tPLH
tPZL
tPZH
tPLZ
Propagation Delay
ns
ns
ns
ns
Output Enable Time
Output Disable Time
tPHZ
tOSHL
tOSLH
Output to Output Skew (Note 6)
Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Dynamic Switching Characteristics
Symbol
Parameter
Conditions
VCC
(V)
T
A = 25°C
Units
Typical
0.8
VOLP
Quiet Output Dynamic Peak VOL
Quiet Output Dynamic Valley VOL
C
C
C
C
L = 50 pF, VIH = 3.3V, VIL = 0V
L = 30 pF, VIH = 2.5V, VIL = 0V
L = 50 pF, VIH = 3.3V, VIL = 0V
L = 30 pF, VIH = 2.5V, VIL = 0V
3.3
2.5
3.3
2.5
V
V
0.6
VOLV
−0.8
−0.6
Capacitance
Symbol
Parameter
Conditions
CC = Open, VI = 0V or VCC
Typical
Units
pF
CIN
Input Capacitance
Output Capacitance
V
V
V
7
8
COUT
CPD
CC = 3.3V, VI = 0V or VCC
pF
Power Dissipation Capacitance
CC = 3.3V, VI = 0V or VCC, f = 10 MHz
25
pF
3
www.fairchildsemi.com
AC Loading and Waveforms Generic for LCX Family
FIGURE 1. AC Test Circuit
(CL includes probe and jig capacitance)
Test
Switch
tPLH, tPHL
tPZL, tPLZ
Open
6V at VCC = 3.3 ± 0.3V
VCC x 2 at VCC = 2.5 ± 0.2V
tPZH,tPHZ
GND
3-STATE Output Low Enable and
Disable Times for Logic
Waveform for Inverting and Non-Inverting Functions
Setup Time, Hold TIme and Recovery TIme for Logic
Propagation Delay, Pulse Width and trec Waveforms
3-STATE Output High Enable and
Disable TImes for Logic
trise and tfall
FIGURE 2. Waveforms
(Input Pulse Characteristics; f = 1MHz, tr = tf = 3ns)
VCC
Symbol
Vmi
3.3V ± 0.3V
1.5V
2.7V
1.5V
1.5V
2.5V ± 0.2V
VCC/2
Vmo
Vx
1.5V
VCC/2
V
V
OL + 0.3V
OH − 0.3V
V
V
OL + 0.3V
V
V
OL + 0.15V
OH − 0.15V
Vy
OH − 0.3V
www.fairchildsemi.com
4
Schematic Diagram Generic for LCX Family
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
Package Number M14A
www.fairchildsemi.com
6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D
7
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC14
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
8
相关型号：
©2020 ICPDF网 联系我们和版权申明