54ACT175E-QMLV [ETC]
Quad D-Type Flip-Flop ; 四D型触发器\n![54ACT175E-QMLV](http://pdffile.icpdf.com/pdf1/p00013/img/icpdf/54ACT_62071_icpdf.jpg)
型号: | 54ACT175E-QMLV |
厂家: | ![]() |
描述: | Quad D-Type Flip-Flop
|
文件: | 总7页 (文件大小:21K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
MICROCIRCUIT DATA SHEET
Original Creation Date: 01/05/98
Last Update Date: 03/09/99
MV54ACT175-X REV 0A0
Last Major Revision Date: 01/05/98
Quad D Flip-Flop
General Description
The 54ACT175 is a high-speed quad D flip-flop. The device is useful for general flip-flop
requirements where clock and clear inputs are common. The information on the D inputs is
stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of
each flip-flop are provided. A Master Reset input resets all flip-flops, independent of
the Clock or D inputs, when LOW.
Industry Part Number
NS Part Numbers
54ACT175
54ACT175E-QMLV*
54ACT175J-QMLV**
54ACT175W-QMLV***
Prime Die
J175
Controlling Document
5962-89693
Processing
Subgrp Description
Temp (oC)
MIL-STD-883, Method 5004
1
Static tests at
+25 C
+125 C
-55 C
+25 C
+125 C
-55 C
+25 C
+125 C
-55 C
+25 C
+125 C
-55 C
2
Static tests at
3
Static tests at
4
Dynamic tests at
Dynamic tests at
Dynamic tests at
Functional tests at
Functional tests at
Functional tests at
Switching tests at
Switching tests at
Switching tests at
Quality Conformance Inspection
5
6
MIL-STD-883, Method 5005
7
8A
8B
9
10
11
1
MICROCIRCUIT DATA SHEET
MV54ACT175-X REV 0A0
Features
- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output
- Outputs source/sink 24 mA
- ACT175 has TTL-compatible inputs
- Standard Military Drawing (SMD)
- ACT175: 5962-8969301V2A*, VEA**, VFA***
2
MICROCIRCUIT DATA SHEET
MV54ACT175-X REV 0A0
(Absolute Maximum Ratings)
(Note 1)
Supply Voltage (Vcc)
-0.5V to +7.0V
DC Input Diode Current (Iik)
Vi = -0.5V
-20 mA
+20 mA
Vi = Vcc +0.5V
DC Input Voltage (Vi)
-0.5V to Vcc +0.5V
DC Output Diode Current (Iok)
Vo = -0.5V
-20 mA
+20 mA
Vo = Vcc +0.5V
DC Output Voltage (Vo)
-0.5V to Vcc +0.5V
+50 mA
DC Output Source or Sink Current (Io)
DC Vcc or Ground Current per Output Pin (Icc or Ignd)
Storage Temperature (Tstg)
+50 mA
-65 C to +150 C
175 C
Junction Temperature (Tj)
CDIP
Thermal Resistance, junction-to-case
See Mil-Std-1835
500 mW
Maximum Power Dissipation (pd)
Lead Temperature soldering, 10 seconds
+300C
Note 1: Absolute maximum ratings are those values beyond which damage to the device may
occur. The databook specifications should be met, without exception, to ensure that
the system design is reliable over its power supply, temperature, and output/input
loading variables. National does not recommend operation of FACT TM circuits outside
databook specifications.
Recommended Operating Conditions
Supply Voltage (Vcc)
4.5V to 5.5V
Input Voltage (Vi)
0V to Vcc
0V to Vcc
Output Voltage (Vo)
Operating Temperature (Ta)
-55 C to +125 C
Minimum Input Edge Rate (Delta V/Delta t)
ACT Devices
Vin from 0.8V to 2.0V
Vcc @ 4.5V, 5.5V
125 mV/ns
3
MICROCIRCUIT DATA SHEET
MV54ACT175-X REV 0A0
Electrical Characteristics
DC PARAMETERS
(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: VCC 4.5V to 5.5V, Temp. Range: -55C to 125C.
PIN-
SUB-
SYMBOL
IIH
PARAMETER
CONDITIONS
NOTES
MIN
MAX UNIT
NAME
GROUPS
High Level Input VCC=5.5V, VM=5.5V
Current
1, 2 INPUT
1, 2 INPUT
1, 2 INPUT
1, 2 INPUT
1, 2 OUTPUT
0.1
uA
uA
uA
uA
V
1
1.0
2, 3
1
IIL
VOL
Low Level Input
Current
VCC=5.5V, VM=0.0V
-0.1
-1.0
.10
2, 3
Low Level Output VCC=4.5V, IOL=50.0uA, VIL=0.8V,
Voltage
1, 2,
3
VIH=2.0V
VCC=5.5V, IOL=50.0uA, VIL=0.8V,
VIH=2.0V
1, 2 OUTPUT
.10
V
1, 2,
3
VCC=4.5V, IOL=24.0mA, VIL=0.8V,
VIH=2.0V
1, 2 OUTPUT
1, 2 OUTPUT
1, 2 OUTPUT
1, 2 OUTPUT
.36
.50
.36
.50
1.65
V
V
V
V
V
1
2, 3
1
VCC=5.5V, IOL=24.0mA, VIL=0.8V,
VIH=2.0V
2, 3
VIOL
VOH
Dynamic output
current LOW
VCC=5.5V, VIL=0.8V, VIH=2.0V,
IOL=50.0mA
1,
OUTPUT
1, 2,
3
2, 5
High Level Output VCC=4.5V, VIL=0.8V, VIH=2.0V,
Voltage
1, 2 OUTPUT 4.40
V
V
1, 2,
3
IOH=-50.0uA
VCC=5.5V, VIL=0.8V, VIH=2.0V,
IOH=-50.0uA
1, 2 OUTPUT 5.40
1, 2,
3
VCC=4.5V, VIL=0.8V, VIH=2.0V,
IOH=-24.0mA
1, 2 OUTPUT 3.86
1, 2 OUTPUT 3.70
1, 2 OUTPUT 4.86
1, 2 OUTPUT 4.70
V
V
V
V
V
1
2, 3
1
VCC=5.5V, VIL=0.8V, VIH=2.0V,
IOH=-24.0mA
2, 3
VIOH
ICCH
Dynamic output
current HIGH
VCC=5.5V, VIL=0.8V, VIH=2.0V,
IOH=-50.0mA
1,
OUTPUT 3.85
1, 2,
3
2, 5
Supply Current
Outputs HIGH
VCC=5.5V
1, 2 VCC
1, 2 VCC
1, 2 VCC
1, 2 VCC
1, 2 VCC
1, 2 VCC
1, 2 VCC
1, 2 VCC
8, 9 INPUT
100
160
100
160
100
160
1.0
1.6
nA
uA
nA
uA
nA
uA
mA
mA
1
2, 3
1
ICCL
ICCF
ICCT
VIC-
Supply Current
Outputs LOW
VCC=5.5V
2, 3
1
Supply Current
Functional
VCC=5.5V
2, 3
1
Supply Current
per Input
VCC=5.5V, VIHT=VCC-2.1V
VCC=Open, IM=-1.0mA
2, 3
1
Negative Input
Clamp Voltage
-0.40 -1.50 V
4
MICROCIRCUIT DATA SHEET
MV54ACT175-X REV 0A0
Electrical Characteristics
DC PARAMETERS(Continued)
(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: VCC 4.5V to 5.5V, Temp. Range: -55C to 125C.
PIN-
SUB-
SYMBOL
VIC+
PARAMETER
CONDITIONS
VCC=0.0V, IM=1.0mA
NOTES
MIN
MAX UNIT
1.5
NAME
GROUPS
Positive Input
Clamp Voltage
8, 9 INPUT
0.40
V
1
5
MICROCIRCUIT DATA SHEET
MV54ACT175-X REV 0A0
Electrical Characteristics
AC PARAMETERS
(The following conditions apply to all the following parameters, unless otherwise specified.)
AC: CL=50pF, RL=500 OHMS, TRISE/TFALL=3.0ns, Temp Range: -55C to 125C.
PIN-
SUB-
SYMBOL
PARAMETER
CONDITIONS
NOTES
MIN
1.5
MAX UNIT
10.0
NAME
GROUPS
tpLH(1)
Propagation Delay VCC=4.5V
3,
CP to
4, 7 Qn or
Qn
ns
ns
ns
ns
ns
ns
ns
ns
9
3,
CP to
4, 7 Qn or
Qn
1.5
1.5
1.5
1.5
1.5
1.5
1.5
11.5
10.0
12.5
9.5
10, 11
9
tpHL(1)
tpLH(2)
tpHL(2)
Propagation Delay VCC=4.5V
Propagation Delay VCC=4.5V
Propagation Delay VCC=4.5V
3,
CP to
4, 7 Qn or
Qn
3,
CP to
4, 7 Qn or
Qn
10, 11
9
3,
MR to
4, 7 Qn or
Qn
3,
MR to
4, 7 Qn or
Qn
11.5
9.5
10, 11
9
3,
MR to
4, 7 Qn or
Qn
3,
MR to
4, 7 Qn or
Qn
11.0
10, 11
ts(H/L)
th(H/L)
Setup Time HIGH
or LOW
VCC=4.5V
VCC=4.5V
6
6
6
6
6
6
6
6
Dn to
CP
3.0
3.5
1.5
5.0
5.0
1.0
1.5
95
ns
ns
ns
ns
ns
ns
ns
ns
9
Dn to
CP
10, 11
Setup Time HIGH
or LOW
Dn to
CP
9, 10,
11
tw(H/L)(1) Pulse Width HIGH VCC=4.5V
or LOW
CP
9, 10,
11
tw(L)(2)
MR Pulse Width
LOW
VCC=4.5V
MR
9, 10,
11
tREC
Recovery Time
VCC=4.5V
MR to
CP
9
MR to
CP
10, 11
fMAX
Maximum Clock
Frequency
VCC=4.5V
9, 10,
11
Note 1: SCREEN TESTED 100% ON EACH DEVICE AT +25C & +125C TEMPERATURE, SUBGROUPS 1, 2, 7, &
8.
Note 2: SAMPLE TESTED (METHOD 5005, TABLE 1) ON EACH MFG. LOT AT +25C, +125C, & -55C
TEMPERATURE, SUBGROUPS A1, 2, 3, 7, & 8.
Note 3: SCREEN TESTED 100% ON EACH DEVICE AT +25C TEMPERATURE ONLY, SUBGROUP A9.
6
MICROCIRCUIT DATA SHEET
MV54ACT175-X REV 0A0
(Continued)
Note 4: SAMPLE TESTED (METHOD 5005, TABLE 1) ON EACH MFG. LOT AT +25C, +125C, & -55C
TEMPERATURE, SUBGROUPS A9, 10 & 11.
Note 5: TRANSMISSION LINE DRIVING TEST, GUARDBAND LIMITS SET FOR +25C, 2 MSEC DURATION MAX.
Note 6: GUARANTEED BUT NOT TESTED. (DESIGN CHARACTERIZATION DATA)
Note 7: MIN LIMITS GUARANTEED FOR 5.5V BY GUARDBANDING 4.5V MINIMUM LIMITS.
Note 8: SCREEN TESTED 100% ON EACH DEVICE AT +25C TEMPERATURE ONLY, SUBGROUP A1.
Note 9: SAMPLE TESTED (METHOD 5005, TABLE 1) AT +25C TEMPERATURE ONLY, SUBGROUP A1.
7
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00221/img/page/54ACT175FM_1282973_files/54ACT175FM_1282973_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00221/img/page/54ACT175FM_1282973_files/54ACT175FM_1282973_2.jpg)
54ACT175FM
D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CDFP16, CERAMIC, FP-16
FAIRCHILD
![](http://pdffile.icpdf.com/pdf2/p00228/img/page/54AC175FM_1335226_files/54AC175FM_1335226_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00228/img/page/54AC175FM_1335226_files/54AC175FM_1335226_2.jpg)
54ACT175FMQB
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16
TI
![](http://pdffile.icpdf.com/pdf2/p00227/img/page/54ACT175FMQB_1334149_files/54ACT175FMQB_1334149_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00227/img/page/54ACT175FMQB_1334149_files/54ACT175FMQB_1334149_2.jpg)
54ACT175FMQB-RH
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16
TI
![](http://pdffile.icpdf.com/pdf2/p00221/img/page/54ACT175FM_1282973_files/54ACT175FM_1282973_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00221/img/page/54ACT175FM_1282973_files/54ACT175FM_1282973_2.jpg)
54ACT175LM
D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS, CQCC20, CERAMIC, LCC-20
FAIRCHILD
![](http://pdffile.icpdf.com/pdf2/p00228/img/page/54AC175FM_1335226_files/54AC175FM_1335226_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00228/img/page/54AC175FM_1335226_files/54AC175FM_1335226_2.jpg)
54ACT175LMQB
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20
TI
![](http://pdffile.icpdf.com/pdf1/p00083/img/page/54ACT175D_436122_files/54ACT175D_436122_1.jpg)
![](http://pdffile.icpdf.com/pdf1/p00083/img/page/54ACT175D_436122_files/54ACT175D_436122_2.jpg)
54ACT175LMQB-RH
IC ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20, FF/Latch
NSC
©2020 ICPDF网 联系我们和版权申明