CY7C1440AV33-200BZXC [CYPRESS]
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; 36兆位( 1M ×36 / 2M ×18 / 512K X 72 ),流水线同步SRAM型号: | CY7C1440AV33-200BZXC |
厂家: | CYPRESS |
描述: | 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM |
文件: | 总27页 (文件大小:392K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
36-Mbit (1M x 36/2M x 18/512K x 72)
Pipelined Sync SRAM
Features
Functional Description[1]
• Supports bus operation up to 250 MHz
The CY7C1440AV33/CY7C1442AV33/CY7C1446AV33 SRAM
integrates 1,048,576 x 36, 2,097,152 x 18 and 524,288 x 72
SRAM cells with advanced synchronous peripheral circuitry
• Available speed grades are 250, 200,167 MHz
• Registered inputs and outputs for pipelined operation
• 3.3V core power supply
and a two-bit counter for internal burst operation. All
synchronous inputs are gated by registers controlled by a
positive-edge-triggered Clock Input (CLK). The synchronous
inputs include all addresses, all data inputs, address-pipelining
Chip Enable (CE1), depth-expansion Chip Enables (CE2 and
CE3[2]), Burst Control inputs (ADSC, ADSP, and ADV), Write
Enables (BWX and BWE), and Global Write (GW).
Asynchronous inputs include the Output Enable (OE) and the
ZZ pin.
• 2.5V/3.3V I/O operation
• Fast clock-to-output times
— 2.6 ns (for 250-MHz device)
— 3.2 ns (for 200-MHz device)
— 3.4 ns (for 167-MHz device)
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
• Provide high-performance 3-1-1-1 access rate
• User-selectable burst counter supporting Intel®
Pentium® interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to two or four bytes wide as
controlled by the byte write control inputs. GW when active
• Asynchronous output enable
• Single Cycle Chip Deselect
• Offered in JEDEC-standard 100-pin TQFP, 165-Ball
fBGA and 209-Ball fBGA packages
causes all bytes to be written.
LOW
The
CY7C1440AV33/CY7C1442AV33/CY7C1446AV33
• Also available in lead-free packages
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• “ZZ” Sleep Mode Option
operates from a +3.3V core power supply while all outputs may
operate with either a +2.5 or +3.3V supply. All inputs and
outputs are JEDEC-standard JESD8-5-compatible.
Selection Guide
250 MHz
2.6
200 MHz
3.2
167 MHz
3.4
Unit
ns
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
475
425
375
mA
mA
100
100
100
Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.
Notes:
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.
2. CE , CE are for TQFP and 165 fBGA package only.
3
2
Cypress Semiconductor Corporation
Document #: 38-05383 Rev. *B
•
3901 North First Street
•
San Jose, CA 95134
•
408-943-2600
Revised January 31, 2005
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Logic Block Diagram – CY7C1440AV33 (1 Mbit x 36)
A0, A1, A
ADDRESS
REGISTER
2
A[1:0]
MODE
Q1
ADV
CLK
BURST
COUNTER
AND
CLR
Q0
LOGIC
ADSC
ADSP
DQ
BYTE
WRITE REGISTER
D ,DQPD
DQ
BYTE
WRITE DRIVER
D ,DQPD
BW
D
DQC ,DQP
BYTE
WRITE DRIVER
C
DQC ,DQP
BYTE
WRITE REGISTER
C
BW
C
OUTPUT
BUFFERS
OUTPUT
REGISTERS
MEMORY
ARRAY
DQ s
SENSE
AMPS
DQPA
DQB ,DQP
BYTE
WRITE DRIVER
B
E
DQB ,DQP
BYTE
WRITE REGISTER
B
DQP
DQP
B
C
BW
BW
B
A
DQPD
DQ
BYTE
WRITE DRIVER
A ,DQPA
DQ
A ,DQPA
BYTE
WRITE REGISTER
BWE
INPUT
REGISTERS
GW
ENABLE
REGISTER
PIPELINED
ENABLE
CE
CE
CE
1
2
3
OE
SLEEP
CONTROL
ZZ
Logic Block Diagram – CY7C1442AV33 (2 Mbit x 18)
ADDRESS
A0, A1, A
REGISTER
A[1:0]
2
MODE
Q1
ADV
CLK
BURST
COUNTER AND
LOGIC
CLR
Q0
ADSC
ADSP
DQB,DQP
B
DQB,DQP
WRITE REGISTER
B
WRITE DRIVER
OUTPUT
BUFFERS
BW
B
A
DQs
DQP
DQP
OUTPUT
REGISTERS
SENSE
AMPS
MEMORY
ARRAY
A
B
DQA,DQP
A
E
DQA,DQP
WRITE REGISTER
A
WRITE DRIVER
BW
BWE
GW
INPUT
REGISTERS
ENABLE
REGISTER
CE1
CE2
PIPELINED
ENABLE
CE3
OE
ZZ
SLEEP
CONTROL
Document #: 38-05383 Rev. *B
Page 2 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Logic Block Diagram – CY7C1446AV33 (512K x 72)
ADDRESS
REGISTER
A0, A1,A
A[1:0]
MODE
Q1
ADV
CLK
BINARY
COUNTER
CLR
Q0
ADSC
ADSP
DQ
WRITE DRIVER
H
, DQP
H
DQ
WRITE DRIVER
H, DQPH
BW
BW
H
G
DQG, DQPG
WRITE DRIVER
DQF, DQPF
WRITE DRIVER
DQF, DQPF
WRITE DRIVER
DQF, DQPF
WRITE DRIVER
BW
BW
F
E
DQ E
E
, DQP
WRITE DRIVER
DQE, DQPE
WRITE DRIVER
MEMORY
ARRAY
DQD, DQPD
WRITE DRIVER
DQD, DQPD
WRITE DRIVER
BW
D
DQC, DQPC
WRITE DRIVER
DQC, DQPC
WRITE DRIVER
BW
C
OUTPUT
BUFFERS
OUTPUT
REGISTERS
SENSE
AMPS
DQs
DQP
DQP
DQP
DQP
DQP
DQP
DQP
DQP
A
B
C
D
E
E
DQB, DQPB
WRITE DRIVER
DQB, DQPB
WRITE DRIVER
BW
BW
B
A
DQA, DQPA
WRITE DRIVER
DQ
WRITE DRIVER
A
, DQP
A
F
G
H
BWE
INPUT
REGISTERS
GW
CE1
CE2
CE3
OE
ENABLE
REGISTER
PIPELINED
ENABLE
SLEEP
CONTROL
ZZ
Document #: 38-05383 Rev. *B
Page 3 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Pin Configurations
100-pin TQFP Pinout
DQPC
1
DQP
B
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
NC
NC
NC
VDDQ
VSSQ
NC
A
NC
NC
VDDQ
VSSQ
NC
DQP
DQ
DQ
VSSQ
VDDQ
DQ
DQ
VSS
NC
VDD
ZZ
DQ
DQ
VDDQ
VSSQ
DQ
DQ
NC
NC
VSSQ
VDDQ
NC
1
2
3
4
5
6
7
8
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DQC
DQB
2
3
4
5
6
7
8
9
DQc
VDDQ
VSSQ
DQB
VDDQ
VSSQ
DQ
DQ
DQ
DQ
C
DQB
DQB
DQB
DQB
C
NC
A
C
DQB
A
C
DQB
A
9
VSSQ
VDDQ
VSSQ
VDDQ
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
VSSQ
VDDQ
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
DQ
DQC
NC
VDD
NC
VSS
DQD
DQD
VDDQ
VSSQ
C
DQB
DQB
A
DQB
DQB
A
VSS
NC
VDD
ZZ
NC
VDD
NC
CY7C1442AV33
(2 Mbit x 18)
CY7C1440AV33
(1 Mbit x 36)
VSS
DQA
DQB
A
DQA
DQB
A
VDDQ
VSSQ
VDDQ
VSSQ
DQ
DQ
DQ
DQ
D
DQA
DQA
DQA
DQA
DQ
DQ
DQP
B
B
B
A
D
A
D
D
NC
VSSQ
VDDQ
NC
NC
NC
VSSQ
VDDQ
VSSQ
VDDQ
DQ
DQ
DQP
D
DQA
D
DQA
NC
NC
D
DQP
A
Document #: 38-05383 Rev. *B
Page 4 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Pin Configurations (continued)
165-ball fBGA
CY7C1440AV33 (1 Mbit x 36)
1
NC / 288M
NC
2
3
4
5
6
7
8
9
10
A
11
NC
A
B
C
D
CE1
BWC
BWD
VSS
VDD
BWB
BWA
VSS
VSS
CE3
CLK
VSS
VSS
ADSC
A
BWE
GW
VSS
ADV
ADSP
VDDQ
VDDQ
A
CE2
VDDQ
VDDQ
A
NC / 144M
DQPB
DQB
OE
VSS
VDD
DQPC
DQC
NC
NC
DQC
VSS
DQB
DQC
DQC
DQC
DQC
NC
VDDQ
VDDQ
VDDQ
NC
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
NC
DQB
DQB
DQB
NC
DQB
E
F
DQC
DQC
NC
VSS
VSS
VSS
VSS
VSS
VSS
DQB
DQB
ZZ
G
H
J
DQD
DQD
DQD
DQD
DQD
DQD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
DQA
DQA
DQA
DQA
DQA
DQA
K
L
DQD
DQPD
NC
DQD
NC
VDDQ
VDDQ
A
VDD
VSS
A
VSS
NC
VSS
A
VSS
NC
VDD
VSS
A
VDDQ
VDDQ
A
DQA
NC
A
DQA
DQPA
A
M
N
P
NC / 72M
TDI
A1
TDO
A0
MODE
A
A
A
TMS
TCK
A
A
A
A
R
CY7C1442AV33 (2 Mbit x 18)
1
NC / 288M
NC
2
A
3
4
5
NC
6
7
8
9
10
A
11
A
A
BWB
NC
CE
CE1
CE2
BWE
GW
VSS
ADSC
OE
ADV
ADSP
VDDQ
VDDQ
3
A
BWA
VSS
VSS
CLK
VSS
VSS
A
NC / 144M
DQPA
DQA
B
C
D
NC
NC
VDDQ
VDDQ
VSS
VDD
VSS
NC
NC
NC
DQB
VSS
VDD
NC
DQB
DQB
DQB
NC
VDDQ
VDDQ
VDDQ
NC
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
NC
NC
NC
DQA
E
F
NC
NC
VSS
VSS
VSS
VSS
VSS
VSS
DQA
DQA
ZZ
NC
G
H
J
NC
NC
DQB
DQB
DQB
NC
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
DQA
DQA
DQA
NC
NC
NC
K
L
NC
NC
DQB
DQPB
NC
NC
NC
VDDQ
VDDQ
A
VDD
VSS
A
VSS
NC
VSS
A
VSS
NC
VDD
VSS
A
VDDQ
VDDQ
A
DQA
NC
A
NC
NC
A
M
N
P
NC / 72M
TDI
A1
TDO
MODE
A
A
A
TMS
A0
TCK
A
A
A
A
R
Document #: 38-05383 Rev. *B
Page 5 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Pin Configurations (continued)
209-ball fBGA
CY7C1446AV33 (512K × 72)
1
2
3
4
5
6
7
8
9
10
11
DQG
DQG
DQG
A
B
C
D
E
F
DQG
DQG
CE3
DQB
DQB
CE2
ADSC
BW
DQB
DQB
A
ADSP
NC
ADV
A
A
BWSB
BWSC
BWSH
VSS
BWSF
BWSG
BWSD
DQG
DQG
NC
NC
NC
BWSE
NC
CE1
OE
BWSA DQB
DQB
DQB
DQG
GW
VSS
NC
DQB
DQPG DQPC
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VDDQ
VSS
VDD
VSS
VDD
VSS
VDD
VSS
VDD
VDD
NC
NC
NC
NC
VSS
NC
NC
VDD
VSS
VDD
DQPF DQPB
DQC
DQC
VSS
DQF
DQF
VSS
VDDQ
VSS
VSS
G
H
J
DQC
DQC
DQC
VDDQ
VSS
VDDQ
VSS
DQF
DQF
DQF
VSS
VDD
VSS
VDD
VSS
VDD
VSS
VDD
NC
A
DQC
DQC
NC
DQF
DQF
NC
VDDQ
DQC
NC
VDDQ
VDDQ
CLK
VDDQ
VSS
VDDQ
NC
DQF
NC
K
L
NC
NC
DQH
DQH
DQH
VDDQ
VDDQ
VSS
VDDQ
VSS
VDDQ
VSS
DQA
DQA
DQA
M
N
P
R
T
VSS
VDDQ
VSS
VDDQ
NC
DQH
DQH
DQH
VSS
VDD
VSS
DQA
DQA
DQA
VDDQ
DQH
DQH
DQPD
DQD
DQD
VDDQ
VSS
NC
ZZ
DQA
DQA
DQPA
DQE
DQE
VSS
VDDQ
VSS
A
VDDQ
VDD
NC
A
DQPH
DQD
DQD
DQD
DQD
VDDQ
VDD
DQPE
DQE
DQE
DQE
DQE
VSS
NC
A
MODE
A
U
V
W
A
NC
A
A
A1
A
DQD
DQD
A
A
A
A
DQE
DQE
TDI
TDO
TCK
A0
A
TMS
Pin Definitions
Name
I/O
Description
A0, A1, A
Input-
Synchronous
Address Inputs used to select one of the address locations. Sampled at the rising edge
of the CLK if ADSP or ADSC is active LOW, and CE1, CE2, and CE3[2]are sampled active.
A1: A0 are fed to the two-bit counter.
BWA, BWB,
BWC, BWD,
BWE, BWF,
BWG, BWH
Input-
Synchronous
Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the
SRAM. Sampled on the rising edge of CLK.
Input-
Synchronous
Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK,
a global write is conducted (ALL bytes are written, regardless of the values on BWX and
BWE).
GW
Input-
Synchronous
Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal
must be asserted LOW to conduct a byte write.
BWE
CLK
Input-
Clock
Clock Input. Used to capture all synchronous inputs to the device. Also used to increment
the burst counter when ADV is asserted LOW, during a burst operation.
Input-
Synchronous
Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction
with CE2 and CE3 to select/deselect the device. ADSP is ignored if CE1 is HIGH. CE1 is
sampled only when a new external address is loaded.
CE1
Document #: 38-05383 Rev. *B
Page 6 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Pin Definitions (continued)
Name
I/O
Description
[2]
CE2
Input-
Synchronous
Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction
with CE1 and CE3 to select/deselect the device. CE2 is sampled only when a new external
address is loaded.
Input-
Synchronous
Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction
with CE1 and CE2 to select/deselect the device. Not available for AJ package version. Not
connected for BGA. Where referenced, CE3 is assumed active throughout this document
for BGA. CE3 is sampled only when a new external address is loaded.
[2]
CE3
Input-
Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins.
OE
Asynchronous When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated,
and act as input data pins. OE is masked during the first clock of a read cycle when emerging
from a deselected state.
Input-
Synchronous
Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted,
it automatically increments the address in a burst cycle.
ADV
Input-
Synchronous
Address Strobe from Processor, sampled on the rising edge of CLK, active LOW.
When asserted LOW, addresses presented to the device are captured in the address
registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both
asserted, only ADSP is recognized. ASDP is ignored when CE1 is deasserted HIGH.
ADSP
Input-
Synchronous
Address Strobe from Controller, sampled on the rising edge of CLK, active LOW.
When asserted LOW, addresses presented to the device are captured in the address
registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both
asserted, only ADSP is recognized.
ADSC
ZZ
Input-
ZZ “sleep” Input, active HIGH. When asserted HIGH places the device in a
Asynchronous non-time-critical “sleep” condition with data integrity preserved. For normal operation, this
pin has to be LOW or left floating. ZZ pin has an internal pull-down.
I/O-
Synchronous
Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is
triggered by the rising edge of CLK. As outputs, they deliver the data contained in the
DQs, DQPX
memory location specified by the addresses presented during the previous
clock rise of the
read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the
pins behave as outputs. When HIGH, DQs and DQPX are placed in a tri-state condition.
VDD
Power Supply Power supply inputs to the core of the device.
VSS
Ground
Ground for the core of the device.
Ground for the I/O circuitry.
VSSQ
VDDQ
MODE
I/O Ground
I/O Power Supply Power supply for the I/O circuitry.
Input-
Static
Selects Burst Order. When tied to GND selects linear burst sequence. When tied to VDD
or left floating selects interleaved burst sequence. This is a strap pin and should remain
static during device operation. Mode Pin has an internal pull-up.
TDO
TDI
JTAG serial
output
Synchronous
Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the
JTAG feature is not being utilized, this pin should be disconnected. This pin is not available
on TQFP packages.
JTAG serial input Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature
Synchronous
is not being utilized, this pin can be disconnected or connected to VDD. This pin is not
available on TQFP packages.
TMS
JTAG serial input Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature
Synchronous
is not being utilized, this pin can be disconnected or connected to VDD. This pin is not
available on TQFP packages.
TCK
NC
JTAG-
Clock
Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must
be connected to VSS. This pin is not available on TQFP packages.
–
–
No Connects. Not internally connected to the die
NC/72M,
NC/144M,
NC/288M
No Connects. Not internally connected to the die. NC/72M, NC/144M and NC/288M are
address expansion pins are not internally connected to the die.
Document #: 38-05383 Rev. *B
Page 7 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
then the Write operation is controlled by BWE and BWX
signals.
Functional Overview
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock.
Maximum access delay from the clock rise (tCO) is 2.6ns
(250-MHz device).
The
CY7C1440AV33/CY7C1442AV33/CY7C1446AV33
provides Byte Write capability that is described in the Write
Cycle Descriptions table. Asserting the Byte Write Enable
input (BWE) with the selected Byte Write (BWX) input, will
selectively write to only the desired bytes. Bytes not selected
during a Byte Write operation will remain unaltered. A
synchronous self-timed Write mechanism has been provided
to simplify the Write operations.
The
CY7C1440AV33/CY7C1442AV33/CY7C1446AV33
supports secondary cache in systems utilizing either a linear
or interleaved burst sequence. The interleaved burst order
supports Pentium and i486™ processors. The linear burst
sequence is suited for processors that utilize a linear burst
sequence. The burst order is user selectable, and is deter-
mined by sampling the MODE input. Accesses can be initiated
with either the Processor Address Strobe (ADSP) or the
Controller Address Strobe (ADSC). Address advancement
through the burst sequence is controlled by the ADV input. A
two-bit on-chip wraparound burst counter captures the first
address in a burst sequence and automatically increments the
address for the rest of the burst access.
Because CY7C1440AV33/CY7C1442AV33/CY7C1446AV33
is a common I/O device, the Output Enable (OE) must be
deasserted HIGH before presenting data to the DQs inputs.
Doing so will tri-state the output drivers. As a safety
precaution, DQs are automatically tri-stated whenever a Write
cycle is detected, regardless of the state of OE.
Single Write Accesses Initiated by ADSC
ADSC Write accesses are initiated when the following condi-
tions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is
deserted HIGH, (3) CE1, CE2, CE3 are all asserted active, and
(4) the appropriate combination of the Write inputs (GW, BWE,
and BWX) are asserted active to conduct a Write to the desired
byte(s). ADSC-triggered Write accesses require a single clock
cycle to complete. The address presented to A is loaded into
the address register and the address advancement logic while
being delivered to the memory array. The ADV input is ignored
during this cycle. If a global Write is conducted, the data
presented to the DQs is written into the corresponding address
location in the memory core. If a Byte Write is conducted, only
the selected bytes are written. Bytes not selected during a
Byte Write operation will remain unaltered. A synchronous
self-timed Write mechanism has been provided to simplify the
Write operations.
Byte Write operations are qualified with the Byte Write Enable
(BWE) and Byte Write Select (BWX) inputs. A Global Write
Enable (GW) overrides all Byte Write inputs and writes data to
all four bytes. All writes are simplified with on-chip
synchronous self-timed Write circuitry.
Three synchronous Chip Selects (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. ADSP is ignored if CE1
is HIGH.
Single Read Accesses
This access is initiated when the following conditions are
satisfied at clock rise: (1) ADSP or ADSC is asserted LOW,
(2) CE1, CE2, CE3 are all asserted active, and (3) the Write
signals (GW, BWE) are all deserted HIGH. ADSP is ignored if
CE1 is HIGH. The address presented to the address inputs (A)
is stored into the address advancement logic and the Address
Register while being presented to the memory array. The
corresponding data is allowed to propagate to the input of the
Output Registers. At the rising edge of the next clock the data
is allowed to propagate through the output register and onto
the data bus within 2.6 ns (250-MHz device) if OE is active
LOW. The only exception occurs when the SRAM is emerging
from a deselected state to a selected state, its outputs are
always tri-stated during the first cycle of the access. After the
first cycle of the access, the outputs are controlled by the OE
signal. Consecutive single Read cycles are supported. Once
the SRAM is deselected at clock rise by the chip select and
either ADSP or ADSC signals, its output will tri-state immedi-
ately.
Because CY7C1440AV33/CY7C1442AV33/CY7C1446AV33
is a common I/O device, the Output Enable (OE) must be
deasserted HIGH before presenting data to the DQs inputs.
Doing so will tri-state the output drivers. As a safety
precaution, DQs are automatically tri-stated whenever a Write
cycle is detected, regardless of the state of OE.
Burst Sequences
The
CY7C1440AV33/CY7C1442AV33/CY7C1446AV33
provides a two-bit wraparound counter, fed by A1: A0, that
implements either an interleaved or linear burst sequence. The
interleaved burst sequence is designed specifically to support
Intel Pentium applications. The linear burst sequence is
designed to support processors that follow a linear burst
sequence. The burst sequence is user selectable through the
MODE input.
Asserting ADV LOW at clock rise will automatically increment
the burst counter to the next address in the burst sequence.
Both Read and Write burst operations are supported.
Single Write Accesses Initiated by ADSP
This access is initiated when both of the following conditions
are satisfied at clock rise: (1) ADSP is asserted LOW, and
(2) CE1, CE2, CE3 are all asserted active. The address
presented to A is loaded into the address register and the
address advancement logic while being delivered to the
memory array. The Write signals (GW, BWE, and BWX) and
ADV inputs are ignored during this first cycle.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
ADSP-triggered Write accesses require two clock cycles to
complete. If GW is asserted LOW on the second clock rise, the
data presented to the DQs inputs is written into the corre-
sponding address location in the memory array. If GW is HIGH,
Document #: 38-05383 Rev. *B
Page 8 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
the
“sleep” mode. CE1, CE2, CE3, ADSP, and ADSC must
remain inactive for the duration of tZZREC after the ZZ input
returns LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD
)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table (MODE = GND)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
IDDZZ
Description
Sleep mode standby current
Device operation to ZZ
ZZ recovery time
Test Conditions
ZZ > VDD – 0.2V
Min.
Max.
100
Unit
mA
ns
tZZS
ZZ > VDD – 0.2V
2tCYC
tZZREC
tZZI
ZZ < 0.2V
2tCYC
0
ns
ZZ Active to sleep current
This parameter is sampled
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit sleep current
ns
Truth Table [3, 4, 5, 6, 7, 8]
Operation
Add. Used CE1 CE2
ZZ ADSP ADSC ADV WRITE OE CLK
DQ
CE3
X
X
H
X
H
X
L
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Sleep Mode, Power Down
READ Cycle, Begin Burst
READ Cycle, Begin Burst
WRITE Cycle, Begin Burst
READ Cycle, Begin Burst
None
None
H
L
L
L
L
X
L
L
L
L
L
X
L
L
L
L
L
L
H
L
L
L
L
L
X
L
L
X
X
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
X
X
X
X
L
L-H Tri-State
L-H Tri-State
L-H Tri-State
L-H Tri-State
L-H Tri-State
None
X
L
L
None
H
H
X
L
None
X
X
H
H
H
H
H
L
None
X
X
X
L
X
Tri-State
Q
External
External
External
External
External
L-H
L
L
H
X
L
L-H Tri-State
L
H
H
H
L-H
L-H
D
Q
L
L
H
H
READ Cycle, Begin Burst
L
L
H
L-H Tri-State
Notes:
3. X = “Don't Care.” H = Logic HIGH, L = Logic LOW.
4. WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.
5. The DQ pins are controlled by the current cycle and the signal. is asynchronous and is not sampled with the clock.
OE
OE
6. CE , CE , and CE are available only in the TQFP package. BGA package has only 2 chip selects CE and CE .
1
2
3
1
2
7. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW . Writes may occur only on subsequent clocks
X
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a
don't care for the remainder of the write cycle
8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is
inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
Document #: 38-05383 Rev. *B
Page 9 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Truth Table (continued)[3, 4, 5, 6, 7, 8]
Operation
Add. Used CE1 CE2
ZZ ADSP ADSC ADV WRITE OE CLK
DQ
CE3
READ Cycle, Continue Burst
READ Cycle, Continue Burst
READ Cycle, Continue Burst
READ Cycle, Continue Burst
WRITE Cycle, Continue Burst
WRITE Cycle, Continue Burst
READ Cycle, Suspend Burst
READ Cycle, Suspend Burst
READ Cycle, Suspend Burst
READ Cycle, Suspend Burst
WRITE Cycle, Suspend Burst
WRITE Cycle, Suspend Burst
Next
Next
X
X
H
H
X
H
X
X
H
H
X
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
H
H
X
X
H
X
H
H
X
X
H
X
H
H
H
H
H
H
H
H
H
H
H
H
L
L
H
H
H
H
L
L
H
L
L-H
Q
L-H Tri-State
L-H
L-H Tri-State
Next
L
Q
Next
L
H
X
X
L
Next
L
L-H
L-H
L-H
D
D
Q
Next
L
L
Current
Current
Current
Current
Current
Current
H
H
H
H
H
H
H
H
H
H
L
H
L
L-H Tri-State
L-H
L-H Tri-State
Q
H
X
X
L-H
L-H
D
D
L
Truth Table for Read/Write[5,9,10]
Function (CY7C1440AV33)
Read
BWD
BWC
BWB
X
H
H
L
BWA
X
H
L
GW
H
BWE
H
X
H
H
H
H
H
H
H
H
L
X
H
H
H
H
L
Read
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
X
Write Byte A – (DQA and DQPA)
Write Byte B – (DQB and DQPB)
Write Bytes B, A
H
L
L
Write Byte C – (DQC and DQPC)
Write Bytes C, A
H
H
L
H
L
L
Write Bytes C, B
L
H
L
Write Bytes C, B, A
Write Byte D – (DQD and DQPD)
Write Bytes D, A
L
L
H
H
H
H
L
H
H
L
H
L
L
Write Bytes D, B
L
H
L
Write Bytes D, B, A
Write Bytes D, C
L
L
L
H
H
L
H
L
Write Bytes D, C, A
Write Bytes D, C, B
Write All Bytes
L
L
L
L
H
L
L
L
L
Write All Bytes
X
X
X
X
Truth Table for Read/Write[5, 9, 10]
Function (CY7C1442AV33)
Read
GW
H
BWE
BWB
X
BWA
H
L
X
H
L
Read
H
H
H
L
Write Byte A – (DQA and DQPA)
Write Byte B – (DQB and DQPB)
Write Bytes B, A
H
H
H
H
L
L
L
L
L
X
H
L
L
Write All Bytes
L
L
Write All Bytes
X
X
Notes:
9. BW represents any byte write signal. To enable any byte write BW , a Logic LOW signal should be applied at clock rise.Any number of bye writes can be enabled
x
x
at the same time for any given write.
10. Table only lists a partial listing of the byte write combinations. Any combination of BW is valid. Appropriate write will be done based on which byte write is active.
X
Document #: 38-05383 Rev. *B
Page 10 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Truth Table for Read/Write[5, 9, 10]
Function ( CY7C1446AV33)
GW
BWE
BWx
Read
H
H
H
H
L
H
L
L
L
X
X
Read
All BW = H
Write Byte x – (DQx and DQPx)
Write All Bytes
L
All BW = L
X
Write All Bytes
Test Access Port (TAP)
IEEE 1149.1 Serial Boundary Scan (JTAG)
Test Clock (TCK)
The CY7C1440AV33/CY7C1442AV33/CY7C1446AV33 incor-
porates a serial boundary scan test access port (TAP). This
part is fully compliant with IEEE Standard 1149.1. The TAP
operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.
The test clock is used only with the TAP controller. All inputs
are captured on the rising edge of TCK. All outputs are driven
from the falling edge of TCK.
The CY7C1440AV33/CY7C1442AV33/CY7C1446AV33 contains
a TAP controller, instruction register, boundary scan register,
bypass register, and ID register.
Test MODE SELECT (TMS)
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. It is allowable to
leave this ball unconnected if the TAP is not used. The ball is
pulled up internally, resulting in a logic HIGH level.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are inter-
nally pulled up and may be unconnected. They may alternately
be connected to VDD through a pull-up resistor. TDO should be
left unconnected. Upon power-up, the device will come up in
a reset state which will not interfere with the operation of the
device.
Test Data-In (TDI)
The TDI ball is used to serially input information into the
registers and can be connected to the input of any of the
registers. The register between TDI and TDO is chosen by the
instruction that is loaded into the TAP instruction register. TDI
is internally pulled up and can be unconnected if the TAP is
unused in an application. TDI is connected to the most signif-
icant bit (MSB) of any register. (See Tap Controller Block
Diagram.)
TAP Controller State Diagram
TEST-LOGIC
1
RESET
0
Test Data-Out (TDO)
1
1
1
The TDO output ball is used to serially clock data-out from the
registers. The output is active depending upon the current
state of the TAP state machine. The output changes on the
falling edge of TCK. TDO is connected to the least significant
bit (LSB) of any register. (See Tap Controller State Diagram.)
RUN-TEST/
IDLE
SELECT
DR-SCAN
SELECT
IR-SCAN
0
0
0
1
1
CAPTURE-DR
CAPTURE-IR
0
0
SHIFT-DR
0
SHIFT-IR
0
1
1
1
1
EXIT1-DR
EXIT1-IR
0
0
PAUSE-DR
0
PAUSE-IR
0
1
1
0
0
EXIT2-DR
1
EXIT2-IR
1
UPDATE-DR
UPDATE-IR
1
0
1
0
The 0/1 next to each state represents the value of TMS at the
rising edge of TCK.
Document #: 38-05383 Rev. *B
Page 11 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
state and is then placed between the TDI and TDO balls when
the controller is moved to the Shift-DR state. The EXTEST,
SAMPLE/PRELOAD and SAMPLE Z instructions can be used
to capture the contents of the I/O ring.
TAP Controller Block Diagram
0
Bypass Register
The Boundary Scan Order tables show the order in which the
bits are connected. Each bit corresponds to one of the bumps
on the SRAM package. The MSB of the register is connected
to TDI, and the LSB is connected to TDO.
2
1
0
0
0
Selection
Circuitry
Instruction Register
31 30 29
Identification Register
S
election
TDI
TDO
Circuitr
y
.
.
. 2 1
Identification (ID) Register
The ID register is loaded with a vendor-specific, 32-bit code
during the Capture-DR state when the IDCODE command is
loaded in the instruction register. The IDCODE is hardwired
into the SRAM and can be shifted out when the TAP controller
is in the Shift-DR state. The ID register has a vendor code and
other information described in the Identification Register
Definitions table.
x
.
.
.
.
. 2 1
Boundary Scan Register
TCK
TMS
TAP CONTROLLER
TAP Instruction Set
Overview
Performing a TAP Reset
Eight different instructions are possible with the three bit
instruction register. All combinations are listed in the
Instruction Codes table. Three of these instructions are listed
as RESERVED and should not be used. The other five instruc-
tions are described in detail below.
A RESET is performed by forcing TMS HIGH (VDD) for five
rising edges of TCK. This RESET does not affect the operation
of the SRAM and may be performed while the SRAM is
operating.
Instructions are loaded into the TAP controller during the
Shift-IR state when the instruction register is placed between
TDI and TDO. During this state, instructions are shifted
through the instruction register through the TDI and TDO balls.
To execute the instruction once it is shifted in, the TAP
controller needs to be moved into the Update-IR state.
At power-up, the TAP is reset internally to ensure that TDO
comes up in a High-Z state.
TAP Registers
Registers are connected between the TDI and TDO balls and
allow data to be scanned into and out of the SRAM test
circuitry. Only one register can be selected at a time through
the instruction register. Data is serially loaded into the TDI ball
on the rising edge of TCK. Data is output on the TDO ball on
the falling edge of TCK.
IDCODE
The IDCODE instruction causes a vendor-specific, 32-bit code
to be loaded into the instruction register. It also places the
instruction register between the TDI and TDO balls and allows
the IDCODE to be shifted out of the device when the TAP
controller enters the Shift-DR state.
Instruction Register
Three-bit instructions can be serially loaded into the instruction
register. This register is loaded when it is placed between the
TDI and TDO balls as shown in the Tap Controller Block
Diagram. Upon power-up, the instruction register is loaded
with the IDCODE instruction. It is also loaded with the IDCODE
instruction if the controller is placed in a reset state as
described in the previous section.
The IDCODE instruction is loaded into the instruction register
upon power-up or whenever the TAP controller is given a test
logic reset state.
SAMPLE Z
The SAMPLE Z instruction causes the boundary scan register
to be connected between the TDI and TDO pins when the TAP
controller is in a Shift-DR state. The SAMPLE Z command puts
the output bus into a High-Z state until the next command is
given during the “Update IR” state.
When the TAP controller is in the Capture-IR state, the two
least significant bits are loaded with a binary “01” pattern to
allow for fault isolation of the board-level serial test data path.
Bypass Register
SAMPLE/PRELOAD
To save time when serially shifting data through registers, it is
sometimes advantageous to skip certain chips. The bypass
register is a single-bit register that can be placed between the
TDI and TDO balls. This allows data to be shifted through the
SRAM with minimal delay. The bypass register is set LOW
(VSS) when the BYPASS instruction is executed.
SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When
the SAMPLE/PRELOAD instructions are loaded into the in-
struction register and the TAP controller is in the Capture-DR
state, a snapshot of data on the inputs and output pins is cap-
tured in the boundary scan register.
The user must be aware that the TAP controller clock can only
operate at a frequency up to 20 MHz, while the SRAM clock
operates more than an order of magnitude faster. Because
there is a large difference in the clock frequencies, it is possi-
ble that during the Capture-DR state, an input or output will
undergo a transition. The TAP may then try to capture a signal
Boundary Scan Register
The boundary scan register is connected to all the input and
bidirectional balls on the SRAM.
The boundary scan register is loaded with the contents of the
RAM I/O ring when the TAP controller is in the Capture-DR
Document #: 38-05383 Rev. *B
Page 12 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
while in transition (metastable state). This will not harm the
EXTEST
device, but there is no guarantee as to the value that will be
captured. Repeatable results may not be possible.
The EXTEST instruction enables the preloaded data to be
driven out through the system output pins. This instruction also
selects the boundary scan register to be connected for serial
access between the TDI and TDO in the shift-DR controller
state.
To guarantee that the boundary scan register will capture the
correct value of a signal, the SRAM signal must be stabilized
long enough to meet the TAP controller's capture set-up plus
hold times (tCS and tCH). The SRAM clock input might not be
captured correctly if there is no way in a design to stop (or
slow) the clock during a SAMPLE/PRELOAD instruction. If this
is an issue, it is still possible to capture all other signals and
simply ignore the value of the CK and CK captured in the
boundary scan register.
EXTEST OUTPUT BUS TRI-STATE
IEEE Standard 1149.1 mandates that the TAP controller be
able to put the output bus into a tri-state mode.
The boundary scan register has a special bit located at , bit
#89 (for 165-FBGA package) or bit #138 (for 209-fBGA
package). When this scan cell, called the “extest output bus
tristate”, is latched into the preload register during the
“Update-DR” state in the TAP controller, it will directly control
the state of the output (Q-bus) pins, when the EXTEST is
entered as the current instruction. When HIGH, it will enable
the output buffers to drive the output bus. When LOW, this bit
will place the output bus into a High-Z condition.
Once the data is captured, it is possible to shift out the data by
putting the TAP into the Shift-DR state. This places the bound-
ary scan register between the TDI and TDO pins.
PRELOAD allows an initial data pattern to be placed at the
latched parallel outputs of the boundary scan register cells pri-
or to the selection of another boundary scan test operation.
The shifting of data for the SAMPLE and PRELOAD phases
can occur concurrently when required—that is, while data
captured is shifted out, the preloaded data can be shifted in.
This bit can be set by entering the SAMPLE/PRELOAD or
EXTEST command, and then shifting the desired bit into that
cell, during the “Shift-DR” state. During “Update-DR”, the value
loaded into that shift-register cell will latch into the preload
register. When the EXTEST instruction is entered, this bit will
directly control the output Q-bus pins. Note that this bit is
pre-set HIGH to enable the output when the device is
powered-up, and also when the TAP controller is in the
“Test-Logic-Reset” state.
BYPASS
When the BYPASS instruction is loaded in the instruction
register and the TAP is placed in a Shift-DR state, the bypass
register is placed between the TDI and TDO pins. The
advantage of the BYPASS instruction is that it shortens the
boundary scan path when multiple devices are connected
together on a board.
Reserved
These instructions are not implemented but are reserved for
future use. Do not use these instructions.
TAP Timing
1
2
3
4
5
6
Test Clock
(TCK)
t
t
t
CYC
TH
TL
t
t
t
t
TMSS
TDIS
TMSH
Test Mode Select
(TMS)
TDIH
Test Data-In
(TDI)
t
TDOV
t
TDOX
Test Data-Out
(TDO)
DON’T CARE
UNDEFINED
Document #: 38-05383 Rev. *B
Page 13 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
TAP AC Switching Characteristics Over the operating Range[11, 12]
Parameter
Clock
tTCYC
tTF
Description
Min.
Max.
Unit
TCK Clock Cycle Time
TCK Clock Frequency
TCK Clock HIGH time
TCK Clock LOW time
50
ns
MHz
ns
20
tTH
25
25
tTL
ns
Output Times
tTDOV TCK Clock LOW to TDO Valid
tTDOX TCK Clock LOW to TDO Invalid
Set-up Times
tTMSS TMS Set-up to TCK Clock Rise
tTDIS
5
ns
ns
0
5
5
5
ns
ns
ns
TDI Set-up to TCK Clock Rise
Capture Set-up to TCK Rise
tCS
Hold Times
tTMSH
tTDIH
TMS hold after TCK Clock Rise
TDI Hold after Clock Rise
5
5
5
ns
ns
ns
tCH
Capture Hold after Clock Rise
3.3V TAP AC Test Conditions
2.5V TAP AC Test Conditions
Input pulse levels ............................................... VSS to 3.3V
Input rise and fall times...................... ..............................1ns
Input timing reference levels...........................................1.5V
Output reference levels...................................................1.5V
Test load termination supply voltage...............................1.5V
Input pulse levels.................................................VSS to 2.5V
Input rise and fall time .....................................................1 ns
Input timing reference levels................... ......................1.25V
Output reference levels .................. ..............................1.25V
Test load termination supply voltage .................... ........1.25V
3.3V TAP AC Output Load Equivalent
2.5V TAP AC Output Load Equivalent
1.5V
1.25V
50Ω
50Ω
TDO
TDO
ZO= 50Ω
ZO= 50Ω
20pF
20pF
Notes:
t
11.
and t refer to the set-up and hold time requirements of latching data from the boundary scan register.
CH
CS
12. Test conditions are specified using the load in TAP AC test Conditions. t /t = ns.
R
F
Document #: 38-05383 Rev. *B
Page 14 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
TAP DC Electrical Characteristics And Operating Conditions
(0°C < TA < +70°C; VDD = 3.135 to 3.6V unless otherwise noted)[13]
Parameter
VOH1
Description
Output HIGH Voltage IOH = –4.0 mA, VDDQ = 3.3V
OH = –1.0 mA, VDDQ = 2.5V
Test Conditions
Min.
2.4
2.0
2.9
2.1
Max.
Unit
V
I
V
VOH2
VOL1
VOL2
VIH
Output HIGH Voltage IOH = –100 µA
VDDQ = 3.3V
VDDQ = 2.5V
VDDQ = 3.3V
VDDQ = 2.5V
VDDQ = 3.3V
V
V
Output LOW Voltage IOL = 8.0 mA
0.4
0.4
V
I
OL = 1.0 mA
V
Output LOW Voltage IOL = 100 µA
0.2
V
V
DDQ = 2.5V
VDDQ = 3.3V
DDQ = 2.5V
VDDQ = 3.3V
DDQ = 2.5V
0.2
V
Input HIGH Voltage
2.0
1.7
VDD + 0.3
VDD + 0.3
0.8
V
V
V
VIL
Input LOW Voltage
–0.3
–0.3
–5
V
V
0.7
V
IX
Input Load Current
GND < VIN < VDDQ
5
µA
Identification Register Definitions
CY7C1440AV33 CY7C1442AV33 CY7C1446AV33
Instruction Field
Revision Number (31:29)
Device Depth (28:24)[14]
(1 Mbit x 36)
(2 Mbit x 18)
(512K x 72)
Description
000
000
000
Describes the version number.
Reserved for Internal Use
01011
01011
01011
Architecture/Memory Type(23:18)
000000
000000
000000
Defines memory type and archi-
tecture
Bus Width/Density(17:12)
100111
010111
110111
Defines width and density
Cypress JEDEC ID Code (11:1)
00000110100
00000110100
00000110100 Allows unique identification of
SRAM vendor.
ID Register Presence Indicator (0)
1
1
1
Indicates the presence of an ID
register.
Scan Register Sizes
Register Name
Bit Size (x36)
Bit Size (x18)
Bit Size (x72)
Instruction
3
1
3
1
3
1
Bypass
ID
32
89
–
32
89
–
32
–
Boundary Scan Order–165FBGA
Boundary Scan Order–209fBGA
138
Identification Codes
Instruction
EXTEST
Code
000
Description
Captures the I/O ring contents.
IDCODE
001
Loads the ID register with the vendor ID code and places the register between TDI and
TDO. This operation does not affect SRAM operations.
SAMPLE Z
010
011
Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Forces all SRAM output drivers to a High-Z state.
RESERVED
Do Not Use: This instruction is reserved for future use.
Notes:
13. All voltages referenced to V (GND).
SS
14. Bit #24 is “1” in the ID Register Definitions for both 2.5V and 3.3V versions of this device.
Document #: 38-05383 Rev. *B
Page 15 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Identification Codes (continued)
Instruction
Code
Description
SAMPLE/PRELOAD
100
Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Does not affect SRAM operation.
RESERVED
RESERVED
BYPASS
101
110
111
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect SRAM
operations.
165-Ball fBGA Boundary Scan Order (continued)[15,16]
165-Ball fBGA Boundary Scan Order [15,16]
CY7C1440AV33 (1 Mbit x 36),CY7C1442AV33 (2 Mbit x 18)
CY7C1440AV33 (1 Mbit x 36),CY7C1442AV33 (2 Mbit x 18)
BIT#
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
BALL ID
G11
F11
E11
D11
G10
F10
E10
D10
C11
A11
B11
A10
B10
A9
BIT#
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
BALL ID
K1
BIT#
1
BALL ID
BIT#
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
BALL ID
N6
N7
B5
A5
A4
B4
B3
A3
A2
B2
C2
B1
A1
C1
D1
E1
F1
G1
D2
E2
F2
G2
H1
H3
J1
L1
2
M1
J2
3
N10
P11
P8
4
K2
5
L2
6
R8
M2
N1
7
R9
8
P9
N2
9
P10
R10
R11
H11
N11
M11
L11
K11
J11
M10
L10
K10
J10
H9
P1
10
11
12
13
14
15
16
17
18
19
20
21
22
23
R1
R2
P3
R3
B9
P2
C10
A8
R4
P4
B8
N5
A7
P6
B7
R6
B6
Internal
A6
H10
Notes:
15. Balls that are NC (No Connect) are preset LOW.
16. Bit# 89 is preset HIGH.
Document #: 38-05383 Rev. *B
Page 16 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
209-Ball fBGA Boundary Scan Order(continued)[15,17]
[15,17]
209-Ball fBGA Boundary Scan Order
CY7C1446AV33 (512K x 72)
CY7C1446AV33 (512K x 72)
BIT#
36
BALL ID
F6
BIT#
77
BALL ID
C5
D5
D4
C4
A4
BIT#
1
BALL ID
BIT#
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
BALL ID
H11
H10
G11
G10
F11
F10
E10
E11
D11
D10
C11
C10
B11
B10
A11
A10
C9
W6
V6
37
K8
K9
K10
J11
J10
C3
B3
A3
A2
A1
B2
B1
C2
C1
D2
D1
E1
E2
F2
78
2
38
79
3
U6
39
80
4
W7
V7
40
81
5
41
82
B4
6
U7
83
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
L1
7
T7
84
M2
M1
N2
N1
P2
8
V8
85
9
U8
86
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
T8
87
V9
88
U9
89
P1
P6
90
R2
R1
T2
W11
W10
V11
V10
U11
U10
T11
T10
R11
R10
P11
P10
N11
N10
M11
M10
L11
L10
K11
M6
91
92
93
T1
94
U2
U1
V2
B9
95
A9
96
D7
97
F1
V1
C8
98
G1
G2
H2
H1
J2
W2
W1
T6
B8
99
A8
100
101
102
103
104
105
106
107
108
109
110
D8
U3
V3
C7
B7
J1
T4
A7
K1
N6
K3
K4
K6
K2
L2
T5
D6
U4
V4
G6
H6
C6
B6
A6
A5
B5
5W
5V
5U
Internal
L6
J6
Note:
17. Bit# 138 is preset HIGH.
Document #: 38-05383 Rev. *B
Page 17 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Current into Outputs (LOW)......................................... 20 mA
Maximum Ratings
Static Discharge Voltage.......................................... > 2001V
(per MIL-STD-883, Method 3015)
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Latch-up Current.................................................... > 200 mA
Storage Temperature .................................–65°C to +150°C
Operating Range
Ambient Temperature with
Power Applied.............................................–55°C to +125°C
Ambient
Supply Voltage on VDD Relative to GND........ –0.3V to +4.6V
Range
Temperature
VDD
VDDQ
DC Voltage Applied to Outputs
in Tri-State........................................... –0.5V to VDDQ + 0.5V
Commercial 0°C to +70°C 3.3V – 5%/+10% 2.5V – 5%
to VDD
DC Input Voltage....................................–0.5V to VDD + 0.5V
Electrical Characteristics Over the Operating Range[18, 19]
Parameter
VDD
Description
Power Supply Voltage
I/O Supply Voltage
Test Conditions
Min.
3.135
3.135
2.375
2.4
Max.
3.6
Unit
V
VDDQ
VDDQ = 3.3V
DDQ = 2.5V
VDDQ = 3.3V, VDD = Min., IOH = –4.0 mA
DDQ = 2.5V, VDD = Min., IOH = –1.0 mA
VDD
V
V
2.625
V
VOH
VOL
VIH
VIL
IX
Output HIGH Voltage
Output LOW Voltage
V
V
2.0
V
VDDQ = 3.3V, VDD = Max.., IOL = 8.0 mA
VDDQ = 2.5V, VDD = Max.., IOL = 1.0 mA
0.4
0.4
V
V
Input HIGH Voltage[18] VDDQ = 3.3V
DDQ = 2.5V
VDDQ = 3.3V
DDQ = 2.5V
GND ≤ VI ≤ VDDQ
2.0
1.7
VDD + 0.3V
VDD + 0.3V
0.8
V
V
V
Input LOW Voltage[18]
–0.3
–0.3
–5
V
V
0.7
V
Input Load Current
5
µA
except ZZ and MODE
Input Current of MODE Input = VSS
Input = VDD
–5
–30
–5
µA
µA
30
Input Current of ZZ
Input = VSS
Input = VDD
µA
5
µA
IOZ
IDD
Output Leakage Current GND ≤ VI ≤ VDDQ, Output Disabled
5
µA
VDD Operating Supply VDD = Max., IOUT = 0 mA,
4.0-ns cycle, 250 MHz
5.0-ns cycle, 200 MHz
6.0-ns cycle, 167 MHz
4.0-ns cycle, 250 MHz
5.0-ns cycle, 200 MHz
6.0-ns cycle, 167 MHz
All speeds
475
425
375
225
225
225
100
mA
mA
mA
mA
mA
mA
mA
Current
f = fMAX = 1/tCYC
ISB1
Automatic CE
Power-down
Current—TTL Inputs
VDD = Max, Device Deselected,
VIN ≥ VIH or VIN ≤ VIL
f = fMAX = 1/tCYC
ISB2
Automatic CE
Power-down
Current—CMOS Inputs f = 0
VDD = Max, Device Deselected,
VIN ≤ 0.3V or VIN > VDDQ – 0.3V,
ISB3
Automatic CE
Power-down
Current—CMOS Inputs f = fMAX = 1/tCYC
VDD = Max, Device Deselected, or 4.0-ns cycle, 250 MHz
200
200
200
110
mA
mA
mA
mA
VIN ≤ 0.3V or VIN > VDDQ – 0.3V
5.0-ns cycle, 200 MHz
6.0-ns cycle, 167 MHz
All speeds
ISB4
Automatic CE
Power-down
Current—TTL Inputs
VDD = Max, Device Deselected,
VIN ≥ VIH or VIN ≤ VIL, f = 0
Shaded areas contain advance information.
Notes:
18. Overshoot: V (AC) < V +1.5V (Pulse width less than t
/2), undershoot: V (AC) > –2V (Pulse width less than t
/2).
IH
DD
CYC
IL
CYC
19. T
: Assumes a linear ramp from 0V to V (min.) within 200 ms. During this time V < V and V
< V
Power-up
DD
IH
DD
DDQ DD\
Document #: 38-05383 Rev. *B
Page 18 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Thermal Resistance[20]
100 TQFP
Package
165 BGA
209 fBGA
Package
Parameter
ΘJA
Description
Test Conditions
Package
Unit
Thermal Resistance
(Junction to Ambient)
Test conditions follow standard
test methods and procedures
for measuring thermal
25.21
20.8
25.31
°C/W
ΘJC
Thermal Resistance
(Junction to Case)
2.28
3.2
4.48
°C/W
impedance, per EIA / JESD51.
Capacitance[20]
100 TQFP
Package
165 BGA
Package
209 fBGA
Package
Parameter
Description
Test Conditions
Unit
pF
CIN
Input Capacitance
TA = 25°C, f = 1 MHz,
VDD = 3.3V.
DDQ = 2.5V
6.5
3
5
5
7
5
5
7
CCLK
CI/O
Clock Input Capacitance
Input/Output Capacitance
pF
V
5.5
pF
AC Test Loads and Waveforms
3.3V I/O Test Load
R = 317Ω
3.3V
OUTPUT
OUTPUT
ALL INPUT PULSES
90%
VDDQ
90%
10%
Z = 50Ω
0
10%
R = 50Ω
L
GND
5 pF
INCLUDING
R = 351Ω
≤ 1 ns
≤ 1 ns
V = 1.5V
T
JIG AND
SCOPE
(a)
(b)
(c)
2.5V I/O Test Load
R = 1667Ω
2.5V
OUTPUT
R = 50Ω
OUTPUT
ALL INPUT PULSES
90%
VDDQ
GND
90%
10%
Z = 50Ω
0
10%
L
5 pF
INCLUDING
JIG AND
SCOPE
R = 1538Ω
≤ 1 ns
≤ 1 ns
V = 1.25V
T
(a)
(b)
(c)
Switching Characteristics Over the Operating Range [25, 26]
250 MHz
200 MHz
167 MHz
Max
Parameter
tPOWER
Clock
tCYC
Description
VDD(Typical) to the first Access[21]
Min.
Max
Min. Max. Min.
Unit
1
1
1
ms
Clock Cycle Time
Clock HIGH
4.0
1.5
1.5
5
6
ns
ns
ns
tCH
2.0
2.0
2.4
2.4
tCL
Clock LOW
Output Times
tCO
Data Output Valid After CLK Rise
Data Output Hold After CLK Rise
Clock to Low-Z[22, 23, 24]
2.6
3.2
3.4
ns
ns
ns
tDOH
1.0
1.0
1.5
1.3
1.5
1.5
tCLZ
Notes:
20. Tested initially and after any design or process change that may affect these parameters.
21. This part has a voltage regulator internally; t
is the time that the power needs to be supplied above V (minimum) initially before a read or write operation
POWER
DD
can be initiated.
22. t
, t
,t
, and t
are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
CHZ CLZ OELZ
OEHZ
23. At any given voltage and temperature, t
is less than t
and t
is less than t
to eliminate bus contention between SRAMs when sharing the same
OEHZ
OELZ
CHZ
CLZ
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions
24. This parameter is sampled and not 100% tested.
25. Timing reference level is 1.5V when V
= 3.3V and is 1.25V when V
= 2.5V.
DDQ
DDQ
26. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
Document #: 38-05383 Rev. *B
Page 19 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Switching Characteristics Over the Operating Range (continued)[25, 26]
250 MHz
200 MHz
167 MHz
Parameter
tCHZ
Description
Clock to High-Z[22, 23, 24]
Min.
Max
2.6
Min. Max. Min.
Max
3.4
Unit
ns
3.0
3.0
tOEV
OE LOW to Output Valid
2.6
3.4
ns
tOELZ
tOEHZ
Set-up Times
tAS
OE LOW to Output Low-Z[22, 23, 24]
OE HIGH to Output High-Z[22, 23, 24]
0
0
0
ns
2.6
3.0
3.4
ns
Address Set-up Before CLK Rise
ADSC, ADSP Set-up Before CLK Rise
ADV Set-up Before CLK Rise
1.2
1.2
1.2
1.2
1.2
1.2
1.4
1.4
1.4
1.4
1.4
1.4
1.5
1.5
1.5
1.5
1.5
1.5
ns
ns
ns
ns
ns
ns
tADS
tADVS
tWES
GW, BWE, BWX Set-up Before CLK Rise
Data Input Set-up Before CLK Rise
Chip Enable Set-up Before CLK Rise
tDS
tCES
Hold Times
tAH
Address Hold After CLK Rise
ADSP, ADSC Hold After CLK Rise
ADV Hold After CLK Rise
0.3
0.3
0.3
0.3
0.3
0.3
0.4
0.4
0.4
0.4
0.4
0.4
0.5
0.5
0.5
0.5
0.5
0.5
ns
ns
ns
ns
ns
ns
tADH
tADVH
tWEH
GW, BWE, BWX Hold After CLK Rise
Data Input Hold After CLK Rise
Chip Enable Hold After CLK Rise
tDH
tCEH
Shaded areas contain advance information.
Document #: 38-05383 Rev. *B
Page 20 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Switching Waveforms
Read Cycle Timing[27]
t
CYC
CLK
t
t
CL
CH
t
t
ADH
ADS
ADSP
ADSC
t
t
ADH
ADS
t
t
AH
AS
A1
A2
A3
ADDRESS
Burst continued with
new base address
t
t
WEH
WES
GW, BWE,
BWx
Deselect
cycle
t
t
CEH
CES
CE
t
t
ADVH
ADVS
ADV
OE
ADV
suspends
burst.
t
t
OEV
CO
t
t
OEHZ
t
OELZ
t
CHZ
DOH
t
CLZ
t
Q(A2)
Q(A2 + 1)
Q(A2 + 2)
Q(A2 + 3)
Q(A2)
Q(A2 + 1)
Q(A1)
Data Out (Q)
High-Z
CO
Burst wraps around
to its initial state
Single READ
BURST READ
DON’T CARE
UNDEFINED
Note:
27. On this diagram, when CE is LOW: CE is LOW, CE is HIGH and CE is LOW. When CE is HIGH: CE is HIGH or CE is LOW or CE is HIGH.
1
2
3
1
2
3
Document #: 38-05383 Rev. *B
Page 21 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Switching Waveforms (continued)
Write Cycle Timing[27, 28]
t
CYC
CLK
t
t
CL
CH
t
t
ADH
ADS
ADSP
ADSC extends burst
t
t
ADH
ADS
t
t
ADH
ADS
ADSC
ADDRESS
BWE,
t
t
AH
AS
A1
A2
A3
Byte write signals are
ignored for first cycle when
ADSP initiates burst
t
t
WEH
WES
BW
X
t
t
WEH
WES
GW
CE
t
t
CEH
CES
t
t
ADVH
ADVS
ADV
OE
ADV suspends burst
t
t
DH
DS
Data In (D)
D(A2)
D(A2 + 1)
D(A2 + 1)
D(A2 + 2)
D(A2 + 3)
D(A3)
D(A3 + 1)
D(A3 + 2)
D(A1)
High-Z
t
OEHZ
Data Out (Q)
BURST READ
Single WRITE
BURST WRITE
Extended BURST WRITE
DON’T CARE
UNDEFINED
Note:
28.
Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW LOW.
X
Document #: 38-05383 Rev. *B
Page 22 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Switching Waveforms (continued)
Read/Write Cycle Timing[27, 29, 30]
t
CYC
CLK
t
t
CL
CH
t
t
ADH
ADS
ADSP
ADSC
t
t
AH
AS
A1
A2
A3
A4
A5
A6
ADDRESS
BWE,
t
t
WEH
WES
BW
X
t
t
CEH
CES
CE
ADV
OE
t
t
DH
t
CO
DS
t
OELZ
Data In (D)
High-Z
High-Z
D(A3)
D(A5)
D(A6)
t
t
OEHZ
CLZ
Data Out (Q)
Q(A1)
Q(A2)
Q(A4)
Q(A4+1)
Q(A4+2)
Q(A4+3)
Back-to-Back READs
Single WRITE
BURST READ
Back-to-Back
WRITEs
DON’T CARE
UNDEFINED
Notes:
29.
30. GW is HIGH.
ADSP or ADSC.
The data bus (Q) remains in high-Z following a Write cycle, unless a new read access is initiated by
Document #: 38-05383 Rev. *B
Page 23 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Switching Waveforms (continued)
ZZ Mode Timing[32, 33]
CLK
t
t
ZZ
ZZREC
ZZ
t
ZZI
I
SUPPLY
I
DDZZ
t
RZZI
ALL INPUTS
(except ZZ)
DESELECT or READ Only
Outputs (Q)
High-Z
DON’T CARE
Ordering Information
Speed
(MHz)
Package
Name
Operating
Range
Ordering Code
Part and Package Type
250 CY7C1440AV33-250AXC
CY7C1442AV33-250AXC
A101 Lead-Free 100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack Commercial
BB165C 165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)
BB209A 209-ball Ball Grid Array (14 × 22 × 1.76 mm)
CY7C1440AV33-250BZC
CY7C1442AV33-250BZC
CY7C1446AV33-250BGC
CY7C1440AV33-250BZXC
CY7C1442AV33-250BZXC
BB165C Lead-Free 165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4
mm)
CY7C1446AV33-250BGXC BB209A Lead-Free 209-ball Ball Grid Array (14 × 22 × 1.76 mm)
200 CY7C1440AV33-200AXC
CY7C1442AV33-200AXC
A101 Lead-Free 100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack
CY7C1440AV33-200BZC
CY7C1442AV33-200BZC
CY7C1446AV33-200BGC
CY7C1440AV33-200BZXC
CY7C1442AV33-200BZXC
BB165C 165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)
BB209A 209-ball Ball Grid Array (14 × 22 × 1.76 mm)
BB165C Lead-Free 165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4
mm)
CY7C1446AV33-200BGXC BB209A Lead-Free 209-ball Ball Grid Array (14 × 22 × 1.76 mm)
Shaded areas contain advance information. Please contact your local sales representative for availability of these parts.
32. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
33. DQs are in high-Z when exiting ZZ sleep mode.
Document #: 38-05383 Rev. *B
Page 24 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Ordering Information (continued)
Speed
(MHz)
Package
Name
Operating
Range
Ordering Code
Part and Package Type
167 CY7C1440AV33-167AXC
CY7C1442AV33-167AXC
A101 Lead-Free 100-lead 14 × 20 × 1.4 mm Thin Quad Flat Pack Commercial
BB165C 165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)
BB209A 209-ball Ball Grid Array (14 × 22 × 1.76 mm)
CY7C1440AV33-167BZC
CY7C1442AV33-167BZC
CY7C1446AV33-167BGC
CY7C1440AV33-167BZXC
CY7C1442AV33-167BZXC
BB165C Lead-Free165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4
mm)
CY7C1446AV33-167BGXC BB209A Lead-Free 209-ball Ball Grid Array (14 × 22 × 1.76 mm)
Package Diagrams
165-Ball FBGA (15 x 17 x 1.40 mm) BB165C
PIN 1 CORNER
BOTTOM VIEW
TOP VIEW
Ø0.05 M C
PIN 1 CORNER
1
Ø0.25 M C A B
Ø0.45 0.05ꢀ1ꢁ5ꢂX
2
3
4
5
ꢁ
7
8
9
10
11
11 10
9
8
7
ꢁ
5
4
3
2
1
A
B
A
B
C
D
C
D
E
E
F
F
G
G
H
J
H
J
K
K
L
L
M
M
N
P
R
N
P
R
A
1.00
5.00
10.00
B
15.00 0.10
0.15ꢀ4ꢂX
SEATING PLANE
C
51-85165-*A
Document #: 38-05383 Rev. *B
Page 25 of 27
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Package Diagrams (continued)
209-Ball FBGA (14 x 22 x 1.76 mm) BB209A
51-85167-**
i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM
Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.
Document #: 38-05383 Rev. *B
Page 26 of 27
© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
PRELIMINARY
Document History Page
Document Title: CY7C1440AV33/CY7C1442AV33/CY7C1446AV33 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync
SRAM
Document Number: 38-05383
Orig. of
REV.
**
ECN NO. Issue Date Change
Description of Change
124437
254910
03/04/03
See ECN
CJM
SYT
New data sheet
*A
Part number changed from previous revision. New and old part number differ
by the letter "A”
Modified Functional Block diagrams
Modified switching waveforms
Added Boundary scan information
Added Footnote #14 (32-Bit Vendor ID Code changed)
Added IDD, IX and ISB values in the DC Electrical Characteristics
Added tPOWER specifications in Switching Characteristics table
Removed 119 PBGA package
Changed 165 FBGA package from BB165C (15 x 17 x 1.20 mm) to BB165
(15 x 17 x 1.40 mm)
Changed 209-Lead PBGA BG209 (14 x 22 x 2.20 mm) to BB209A (14 x 22
x 1.76 mm)
*B
306335
See ECN
SYT
Changed H9 pin from VSSQ to VSS on the Pin Configuration table for 209
FBGA on Page # 6
Changed tCO from 3.0 to 3.2 ns and tDOH from 1.3 ns to 1.5 ns for 200 Mhz
speed bin on the Switching Characteristics table on Page # 19
Changed ΘJA and ΘJC from TBD to 25.21 and 2.58 °C/W respectively for
TQFP Package on Pg # 19
Replaced ΘJA and ΘJC from TBD to respective Values for 165 BGA and 209
fBGA Packages on the Thermal Resistance Table
Added lead-free information for 100-Pin TQFP, 165 FBGA and 209 fBGA
Packages .
Changed IDD from 450, 400 and 350 mA to 475, 425 and 375 mA for
frequencies of 250, 200 and 167 MHz respectively
Changed ISB1 from 190, 180 and 170 mA to 225 mA for frequencies of 250,
200 and 167 MHz respectively
Changed ISB2 from 80 to 100 mA
Changed ISB3 from 180, 170 and 160 mA to 200 mA for frequencies of 250,
200 and 167 MHz respectively
Changed ISB4 from 100 to 110 mA
Document #: 38-05383 Rev. *B
Page 27 of 27
相关型号:
CY7C1440AV33-250AXCT
Cache SRAM, 1MX36, 2.6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
CYPRESS
CY7C1440AV33-250AXCT
1MX36 CACHE SRAM, 2.6ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
ROCHESTER
©2020 ICPDF网 联系我们和版权申明