CY29976AXIT [CYPRESS]
3.3V, 125-MHz, Multi-Output Zero Delay Buffer; 3.3V ， 125 MHz的，多输出零延迟缓冲器
| 型号： | CY29976AXIT |
| 厂家： | 
CYPRESS |
| 描述： | 3.3V, 125-MHz, Multi-Output Zero Delay Buffer |
| 文件： | 总9页 (文件大小：280K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CY29976
3.3V, 125-MHz, Multi-Output Zero Delay Buffer
Features
■ Output frequency up to 125 MHz
■ Spread spectrum compatible
■ Glitch-free output clocks transitioning
■ 3.3V power supply
■ Supports PowerPC®, and Pentium® processors
■ 12 clock outputs: frequency configurable
■ Configurable Output Disable
■ Pin compatible with SC973X
■ Industrial temperature range: –40°C to +85°C
■ 52-Pin TQFP package
■ Two reference clock inputs for dynamic toggling
■ Oscillator or PECL reference input
Table 1. Frequency Table[1]
VC0_SEL
FB_SEL2
FB_SEL1
FB_SEL0
FVCO
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
8x
12x
16x
20x
8x
12x
16x
20x
4x
6x
8x
10x
4x
6x
8x
10x
Note
1. x = the reference input frequency, 200MHz < F
< 480MHz.
VCO
Cypress Semiconductor Corporation
Document #: 38-07413 Rev. *B
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised September 09, 2008
[+] Feedback
CY29976
Logic Block Diagram
P E C L _ C L K
P E C L _ C L K #
V C O _ S E L
P L L _ E N
R E F _ S E L
S y n c
F r z
D
D
Q
Q
Q A 0
0
1
P h a s e
D e t e c t o r
V C O
T C L K 0
0
Q A 1
Q A 2
1
T C L K 1
L P F
T C L K _ S E L
Q A 3
F B _ I N
S y n c
F r z
Q B 0
Q B 1
Q B 2
Q B 3
M R # / O E
S y n c
F r z
D
D
Q
Q
Q C 0
Q C 1
P o w e r - O n
R e s e t
/ 2 , / 6 , / 4 , / 1 2
/ 2 , / 6 , / 4 , / 1 0
/ 8 , / 2 , / 6 , / 4
S y n c
F r z
2
Q C 2
S E L A ( 0 , 1 )
Q C 3
2
2
S E L B ( 0 , 1 )
S E L C ( 0 , 1 )
S y n c
F r z
F B _ O U T
D
D
Q
Q
/ 4 , / 6 , / 8 , / 1 0
S y n c P u l s e
S y n c
F r z
3
S Y N C
F B _ S E L ( 0 : 2 )
D a t a G e n e r a t o r
S C L K
O u t p u t D i s a b l e
C i r c u i t r y
1 2
S D A T A
I N V _ C L K
Pinouts
52 51 50 49 48 47 46 45 44 43 42 41 40
39
VSS
VSS
MR#/OE
SCLK
1
QB0
2
38
37
36
35
34
33
32
31
30
29
28
27
VDDC
QB1
3
SDATA
4
VSS
FB_SEL2
PLL_EN
REF_SEL
TCLK_SEL
TCLK0
5
QB2
6
VDDC
QB3
7
CY29976
8
FB_IN
VSS
9
10
11
12
13
TCLK1
FB_OUT
VDDC
PECL_CLK
PECL_CLK#
VDD
FB_SEL0
14 15 16 17 18 19 20 21 22 23 24 25 26
Document #: 38-07413 Rev. *B
Page 2 of 9
[+] Feedback
CY29976
Pin Definitions[2]
Pin No.
Pin Name
PWR
IO
I
Type
Description
11
PECL_CLK
PECL_CLK#
TCLK0
PU PECL Clock Input.
PD PECL Clock Input.
12
9
I
I
PU External Reference/Test Clock Input.
PU External Reference/Test Clock Input.
10
TCLK1
I
44, 46, 48, 50
32, 34, 36, 38
16, 18, 21, 23
QA(3:0)
VDDC
VDDC
VDDC
O
O
O
Clock Outputs. See Table 2 on page 4 for frequency selections.
Clock Outputs. See Table 2 on page 4 for frequency selections.
Clock Outputs. See Table 2 on page 4 for frequency selections.
QB(3:0)
QC(3:0)
Feedback Clock Output. Connect to FB_IN for normal operation. The
divider ratio for this output is set by FB_SEL(0:2). See Table 1 on page
1. A bypass delay capacitor at this output controls Input Reference/
Output Banks phase relationships.
29
25
FB_OUT
SYNC
VDDC
O
O
Synchronous Pulse Output. This output is used for system synchroni-
zation. The rising edge of the output pulse is in sync with both the rising
edges of QA (0:3) and QC(0:3) output clocks regardless of the divider
ratios selected.
VDDC
Frequency Select Inputs. These inputs select the divider ratio at
QA(0:3) outputs. See Table 2 on page 4.
42, 43
40, 41
SELA(1,0)
SELB(1,0)
SELC(1,0)
FB_SEL(2:0)
I
I
I
I
PU
PU
PU
PU
PU
Frequency Select Inputs. These inputs select the divider ratio at
QB(0:3) outputs. See Table 2 on page 4.
Frequency Select Inputs. These inputs select the divider ratio at
QC(0:3) outputs. See Table 2 on page 4.
19, 20
Feedback Select Inputs. These inputs select the divide ratio at FB_OUT
output. See Table 1 on page 1.
5, 26, 27
VCO Divider Select Input. When set LOW, the VCO output is divided
by 2. When set HIGH, the divider is bypassed. See Table 1 on page 1.
52
31
6
VCO_SEL
FB_IN
I
I
I
PU Feedback Clock Input. Connect to FB_OUT for accessing the PLL.
PLL Enable Input. When asserted HIGH, PLL is enabled. When LOW,
PLL is bypassed.
PLL_EN
PU
Reference Select Input. When HIGH, the PECL clock is selected. When
LOW, TCLK (0,1) is the reference clock.
7
8
REF_SEL
I
I
PU
TCLK Select Input. When LOW, TCLK0 is selected and when HIGH
TCLK1 is selected.
TCLK_SEL
PU
Master Reset/Output Enable Input. When asserted LOW, resets all of
the internal flip-flops and also disables all of the outputs. When pulled
HIGH, releases the internal flip-flops from reset and enables all of the
2
MR#/OE
I
PU
outputs.
Inverted Clock Input. When set HIGH, QC(2,3) outputs are inverted.
When set LOW, the inverter is bypassed.
14
3
INV_CLK
SCLK
I
I
PU
PU Serial Clock Input. Clocks data at SDATA into the internal register.
Serial Data Input. Input data is clocked to the internal register to
PU enable/disable individual outputs. This provides flexibility in power
management.
4
SDATA
I
17, 22, 28,
33,37, 45, 49
3.3V Power Supply for Output Clock Buffers.
VDDC
VDD
VSS
13
3.3V Supply for PLL
Common Ground
1, 15, 24, 30,
35, 39, 47, 51
Note
2. A bypass capacitor (0.1μF) must be placed as close as possible to each positive power (<0.2”). If these bypass capacitors are not close to the pins their high frequency
filtering characteristics are cancelled by the lead inductance of the traces.
Document #: 38-07413 Rev. *B
Page 3 of 9
[+] Feedback
CY29976
Description
The CY29976 has an integrated PLL that provides low-skew and
low-jitter clock outputs for high-performance microprocessors.
Three independent banks of four outputs and an independent
PLL feedback output, FB_OUT, provide exceptional flexibility for
possible output configurations. The PLL is ensured stable
operation given that the VCO is configured to run between 200
MHz to 480 MHz. This allows a wide range of output frequencies
up to125 MHz.
refer to Frequency Table. The VCO frequency is then divided
down to provide the required output frequencies. These dividers
are set by SELA(0,1), SELB(0,1), SELC(0,1) select inputs, see
Table 2. For situations were the VCO needs to run at relatively
low frequencies and hence might not be stable, assert VCO_SEL
low to divide the VCO frequency by 2. This maintains the desired
output relationships, but provides an enhanced PLL lock range.
The CY29976 is also capable of providing inverted output clocks.
When INV_CLK is asserted HIGH, QC2 and QC3 output clocks
are inverted. These clocks could be used as feedback outputs to
the CY29976 or a second PLL device to generate early or late
clocks for a specific design. This inversion does not affect the
output to output skew.
The phase detector compares the input reference clock to the
external feedback input. For normal operation, the external
feedback input, FB_IN, is connected to the feedback output,
FB_OUT. The internal VCO is running at multiples of the input
reference clock set by FB_SEL(0:2) and VCO_SEL select inputs,
Table 2. Divider Table
VCO_SEL
SELA1
SELA0
QA
SELB1
SELB0
QB
SELC1
SELC0
QC
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
VCO/4
VCO/12
VCO/8
VCO/24
VCO/2
VCO/6
VCO/4
VCO/12
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
VCO/4
VCO/12
VCO/8
VCO/20
VCO/2
VCO/6
VCO/4
VCO/10
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
VCO/16
VCO/4
VCO/12
VCO/8
VCO/8
VCO/2
VCO/6
VCO/4
Zero Delay Buffer
Glitch-Free Output Frequency Transitions
When used as a zero delay buffer the CY29976 is likely be in a
nested clock tree application. For these applications the
CY29976 offers a low voltage PECL clock input as a PLL
reference. This allows the user to use LVPECL as the primary
clock distribution device to take advantage of its far superior
skew performance. The CY29976 then can lock onto the
LVPECL reference and translate with near zero delay to low
skew outputs.
Customarily when output buffers have their internal counter’s
changed “on the fly’ their output clock periods will:
■ Contain short or “runt” clock periods. These are clock cycles in
which the cycle(s) are shorter in period than either the old or
new frequency that is being transitioned to.
■ Contain stretched clock periods. These are clock cycles in
which the cycle(s) are longer in period than either the old or
new frequency that is being transitioned to.
By using one of the outputs as a feedback to the PLL the propa-
gation delay through the device is eliminated. The PLL works to
align the output edge with the input reference edge thus
producing a near zero delay. The reference frequency affects the
static phase offset of the PLL and thus the relative delay between
the inputs and outputs. Because the static phase offset is a
function of the reference clock the Tpd of the CY29976 is a
function of the configuration used.
This device specifically includes logic to guarantee that runt and
stretched clock pulses do not occur if the device logic levels of
any or all of the following pins changed “on the fly” while it is
operating: SELA, SELB, SELC, and VCO_SEL.
Document #: 38-07413 Rev. *B
Page 4 of 9
[+] Feedback
CY29976
SYNC Output
In situations were output frequency relationships are not integer multiples of each other the SYNC output provides a signal for system
synchronization. The CY29976 monitors the relationship between the QA and the QC output clocks. It provides a low going pulse,
one period in duration, one period prior to the coincident rising edges of the QA and QC outputs. The duration and the placement of
the pulse depend on the higher of the QA and QC output frequencies. The following timing diagram (Figure 1) illustrates various
waveforms for the SYNC output. Note that the SYNC output is defined for all possible combinations of the QA and QC outputs even
though under some relationships the lower frequency clock could be used as a synchronizing signal.
Figure 1. SYNC output for different input and out ratio
VCO
1:1 Mode
QA
QC
SYNC
2:1 Mode
QA
QC
SYNC
3:1 Mode
QC
QA
SYNC
3:2 Mode
QA
QC
SYNC
4:1 Mode
QC
QA
SYNC
4:3 Mode
QA
QC
SYNC
6:1 Mode
QA
QC
SYNC
Document #: 38-07413 Rev. *B
Page 5 of 9
[+] Feedback
CY29976
Power Management
The individual output enable/freeze control of the CY29976
allows the user to implement unique power management
schemes into the design. The outputs are stopped in the logic ‘0’
state when the freeze control bits are activated. The serial input
register contains one programmable freeze enable bit for 12 of
the 14 output clocks. The QC0 and FB_OUT outputs can not be
frozen with the serial port, this avoids any potential lock up
situation must an error occur in the loading of the serial data. An
output is frozen when a logic ‘0’ is programmed and enabled
when a logic ‘1’ is written. The enabling and freezing of individual
outputs is done in such a manner as to eliminate the possibility
of partial “runt” clocks.
The serial input register is programmed through the SDATA input
by writing a logic ‘0’ start bit followed by 12 NRZ freeze enable
bits. The period of each SDATA bit equals the period of the free
running SCLK signal. The SDATA is sampled on the rising edge
of SCLK.
Figure 2. Control Bit Map
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11
Start
Bit
D0-D3 are the control bits for QA0-QA3, respectively
D4-D7 are the control bits for QB0-QB3, respectively
D8-D10 are the control bits for QC1-QC3, respectively
D11 is the control bit for SYNC
Maximum Ratings[3]
Input Voltage Relative to VSS: ............................. VSS – 0.3V
Input Voltage Relative to VDD:............................. VDD + 0.3V
Storage Temperature:................................ –65°C to + 150°C
Operating Temperature:................................ –40°C to +85°C
Maximum Power Supply:................................................ 5.5V
This device contains circuitry to protect the inputs against
damage due to high static voltages or electric field; however,
precautions must be taken to avoid application of any voltage
higher than the maximum rated voltages to this circuit. For proper
operation, Vin and Vout must be constrained to the range:
VSS < (Vin or Vout) < VDD
Unused inputs must always be tied to an appropriate logic
voltage level (either VSS or VDD).
DC Parameters VDD = VDDC = 3.3V ±10%, TA = –40°C to +85°C
Parameter
VIL
Description
Input Low Voltage
Conditions
Min
VSS
Typ.
Max
0.8
Unit
V
VIH
VPP
VCMR
IIL
Input High Voltage
2.0
VDD
V
Peak-to-Peak Input Voltage PECL_CLK
Common Mode Range PECL_CLK
Note 4
300
1000
VDD – 0.6
–120
120
mV
V
VDD – 2.0
Input Low Current (at VIL = VSS
)
Note 5
Note 5
µA
µA
V
IIH
Input High Current (at VIH = VDD
Output Low Voltage
)
VOL
VOH
IDDC
IDD
IOL = 20 mA, Note 6
IOH = –20 mA, Note 6
All VDDC and VDD
VDD only
0.5
Output High Voltage
2.4
V
Quiescent Supply Current
PLL Supply Current
10
4
15
15
mA
mA
pF
Cin
Input Pin Capacitance
Notes
3. Multiple Supplies: The voltage on any input or IO pin cannot exceed the power pin during power up. Power supply srquencing is NOT required.
4. The V
is the difference from the most positive side of the differential input signal. Normal operation is obtained when “High” input is within the V
range and the
CMR
CMR
input lies within the V specification.
PP
5. Inputs have pull up/pull down resistors that effect input current.
6. Driving series or parallel terminated 50Ω (or 50Ω to V /2) transmission lines.
DD
Document #: 38-07413 Rev. *B
Page 6 of 9
[+] Feedback
CY29976
AC Parameters[7] VDD = VDDC = 3.3V ±10%, TA = –40°C to +85°C
Parameter Description Conditions
Tr/Tf TCLK Input Rise / Fall
Min
Typ.
Max
3.0
Note 8
75
Unit
ns
Fref
Reference Input Frequency
Reference Input Duty Cycle
PLL VCO Lock Range
Note 8
25
MHz
%
FrefDC
Fvco
Tlock
Tr/Tf
Fout
200
480
10
MHz
ms
Maximum PLL lock Time
Output Clocks Rise/Fall Time[9]
Maximum Output Frequency
0.8V to 2.0V
0.15
-
1.2
125
120
80
ns
Q (÷2)
Q (÷4)
Q (÷6)
Q (÷8)
MHz
60
FoutDC
Output Duty Cycle[9]
45
2
55
%
ns
ns
ps
ps
tpZL, tpZH
tpLZ, tpHZ
TCCJ
Output Enable Time[9](all outputs)
Output Disable Time[9](all outputs)
Cycle to Cycle Jitter[9](peak to peak)
Any Output to Any Output Skew[9,10] All outputs at same
frequency
10
2
8
±100
–25
TSKEW
350
550
Outputs at different
frequencies
ps
ps
Tpd
Propagation
Delay[10,11]
PECL_CLK[12]
TCLK0/1
QFB =(÷8)
–225
–130
175
270
]
Ordering Information
Part Number
CY29976AI[13]
Pb-Free
Package Name
Package Type
Production Flow
A52
52-Pin TQFP
Industrial, –40°C to +85°C
CY29976AXI
A52
A52
52-Pin TQFP
Industrial, –40°C to +85°C
Industrial, –40°C to +85°C
CY29976AXIT
52-Pin TQFP – Tape and reel
Notes
7. Parameters are guaranteed by design and characterization. Not 100% tested in production.
8. Maximum and minimum input reference is limited by VC0 lock range.
9. Outputs loaded with 30 pF each.
10. 50Ω transmission line terminated into V /2.
DD
11. Tpd is specified for a 50 MHz input reference. Tpd is the static phase error of the device and does not include jitter.
12. V
= 2.0V and V = 650μV. Tpd window varies with different V
and V values.
CMR
PP
CMR PP
13. Not Recommended for new designs.
Document #: 38-07413 Rev. *B
Page 7 of 9
[+] Feedback
CY29976
Package Drawing and Dimensions
Figure 3. 52-Pin Thin Plastic Quad Flat Pack (10x10x1.4 mm) A52
51-85131-**
Document #: 38-07413 Rev. *B
Page 8 of 9
[+] Feedback
CY29976
Document History Page
Document Title: CY29976 3.3V, 125-MHz, Multi-Output Zero Delay Buffer
Document Number: 38-07413
Orig. of Submission
REV
ECN
Description of Change
Change
Date
**
114663
122922
2562606
HWT
05/14/02
12/27/02
09/09/08
New Data Sheet
Add power up requirements to maximum ratings information.
*A
*B
RBI
AESA
Updated template. Added Note “Not recommended for new designs.”
Added part number CY29976AXI and CY29976AXIT in ordering information
table.
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at cypress.com/sales.
Products
PSoC
PSoC Solutions
General
psoc.cypress.com
clocks.cypress.com
wireless.cypress.com
memory.cypress.com
image.cypress.com
psoc.cypress.com/solutions
psoc.cypress.com/low-power
psoc.cypress.com/precision-analog
psoc.cypress.com/lcd-drive
psoc.cypress.com/can
Clocks & Buffers
Wireless
Low Power/Low Voltage
Precision Analog
LCD Drive
Memories
Image Sensors
CAN 2.0b
USB
psoc.cypress.com/usb
© Cypress Semiconductor Corporation, 2002 - 2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used
for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use
as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support
systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document #: 38-07413 Rev. *B
Revised September 09, 2008
Page 9 of 9
All products and company names mentioned in this document may be the trademarks of their respective holders.
[+] Feedback
相关型号：
©2020 ICPDF网 联系我们和版权申明