BCM20730A2KFBG [CYPRESS]
Single-Chip Bluetooth Transceiver for Wireless Input Devices;型号: | BCM20730A2KFBG |
厂家: | CYPRESS |
描述: | Single-Chip Bluetooth Transceiver for Wireless Input Devices 无线 |
文件: | 总62页 (文件大小:1512K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
The following document contains information on Cypress products. Although the document is marked with the name
“Broadcom”, the company that originally developed the specification, Cypress will continue to offer these products to
new and existing customers.
CONTINUITY OF SPECIFICATIONS
There is no change to this document as a result of offering the device as a Cypress product. Any changes that have
been made are the result of normal document improvements and are noted in the document history page, where
supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.
CONTINUITY OF ORDERING PART NUMBERS
Cypress continues to support existing part numbers. To order these products, please use only the Cypress Ordering
Part Number listed in the table.
Broadcom Ordering Part Number
BCM20730A2KML2GT
Cypress Ordering Part Number
CYW20730A2KML2GT
BCM20730A1KML2G
BCM20730A1KMLG
BCM20730A1KFBGT
BCM20730A2KFBG
BCM20730A1KFBG
BCM20730A1KML2GT
BCM20730A2KML2G
BCM20730A1KMLGT
BCM20730A2KFBGT
CYW20730A1KML2G
CYW20730A1KMLG
CYW20730A1KFBGT
CYW20730A2KFBG
CYW20730A1KFBG
CYW20730A1KML2GT
CYW20730A2KML2G
CYW20730A1KMLGT
CYW20730A2KFBGT
FOR MORE INFORMATION
Please visit our website at www.cypress.com or contact your local sales office for additional information about
Cypress products and services.
OUR CUSTOMERS
Cypress is for true innovators – in companies both large and small.
Our customers are smart, aggressive, out-of-the-box thinkers who design and develop game-changing products that
revolutionize their industries or create new industries with products and solutions that nobody ever thought of before.
ABOUT CYPRESS
Founded in 1982, Cypress is the leader in advanced embedded system solutions for the world’s most innovative
automotive, industrial, home automation and appliances, consumer electronics and medical products. Cypress’s
programmable systems-on-chip, general-purpose microcontrollers, analog ICs, wireless and USB-based connectivity
solutions and reliable, high-performance memories help engineers design differentiated products and get them to
market first.
Cypress is committed to providing customers with the best support and engineering resources on the planet enabling
innovators and out-of-the-box thinkers to disrupt markets and create new product categories in record time. To learn
more, go to www.cypress.com.
Cypress Semiconductor Corporation
Document Number: 002-14824 Rev. *H
198 Champion Court
San Jose, CA 95134-1709
408-943-2600
Revised October 17, 2016
Data Sheet
BCM20730
Single-Chip Bluetooth Transceiver for Wireless
Input Devices
GENERAL DESCRIPTION
FEATURES
The Broadcom® BCM20730 is a Bluetooth 3.0-
compliant, stand-alone baseband processor with an
integrated 2.4 GHz transceiver. It is ideal for wireless
input device applications including game controllers,
keyboards, 3D glasses, remote controls, gestural
input devices, and sensor devices. Built-in firmware
adheres to the Bluetooth Human Interface Device
(HID) profile and Bluetooth Device ID profile
specifications.
• On-chip support for common keyboard and
mouse interfaces eliminates external processor
• Programmable keyscan matrix interface, up to
8 × 20 key-scanning matrix
• 3-axis quadrature signal decoder
• Shutter control for 3D glasses
• Infrared modulator
• IR learning
• Triac control
• Triggered Broadcom Fast Connect
• Supports Adaptive Frequency Hopping
• Excellent receiver sensitivity
• Bluetooth specification 3.0 compatible, including
enhanced power control (Unicast Connectionless
Data)
The BCM20730 radio has been designed to provide
low power, low cost, and robust communications for
applications operating in the globally available
2.4 GHz unlicensed ISM band. It is fully compliant
with Bluetooth Radio Specification 3.0.
• Bluetooth HID profile version 1.0 compliant
• Bluetooth Device ID profile version 1.3 compliant
The single-chip Bluetooth transceiver is a monolithic
component implemented in a standard digital CMOS
process and requires minimal external components
to make a fully compliant Bluetooth device. The
BCM20730 is available in three package options: a
32-pin, 5 mm × 5 mm QFN, a 40-pin, 6 mm × 6 mm
QFN, and a 64-pin, 7 mm × 7 mm BGA.
• Bluetooth AVRCP-CT profile version 1.3
compliant
• 10-bit auxiliary ADC with 28 analog channels
• On-chip support for serial peripheral interface
(master and slave modes)
• Broadcom Serial Communications (BSC) interface
APPLICATIONS
2
(compatible with Philips® (now NXP) I C slaves)
• Wireless pointing devices: mice, trackballs,
gestural controls
• Programmable output power control meets
Class 2 or Class 3 requirements
• Wireless keyboards
• 3D glasses
• Remote controls
• Game controllers
• Point-of-sale (POS) input devices
• Remote sensors
• Class 1 operation supported with external PA and
T/R switch
• Integrated ARM Cortex™-M3 based
microprocessor core
• On-chip power-on reset (POR)
• Support for EEPROM and serial flash interfaces
• Integrated low-dropout regulator (LDO)
• Home automation
• Personal health and fitness monitoring
• On-chip software controlled power management
unit
• Three package types are available:
– 32-pin QFN package (5 mm × 5 mm)
– 40-pin QFN package (6 mm × 6 mm)
– 64-pin BGA package (7 mm × 7 mm)
• RoHS compliant
20730-DS108-R
5300 California Avenue • Irvine, CA 92617 • Phone: 949-926-5000 • Fax: 949-926-5203
September 9, 2013
BCM20730 Data Sheet
Revision History
Muxed on GPIO
1.2V
Tx RTS_N
UART_TXD
UART_RXD
SDA/
MOSI
SCL/
SCK
Rx
CTS_N
VDD_CORE
1.2V
MISO
1.2V VDD_CORE
Domain
WDT
28 ADC
Inputs
VSS,
VDDO,
VDDC
BSC/SPI
Master
Interface
(BSC is I2C -
compaƟble)
1.2V
POR
Test
UART
Periph 320K
UART ROM
Processing
Unit
(ARM -CM3)
60K
RAM
CT ɇ ѐ
ADC
1.2V
LDO
1.425V to 3.6V
1.62V to 3.6V
MIA
POR
System Bus
32 kHz
LPCLK
Peripheral
Interface
Block
I/O Ring
Control
Registers
Volt. Trans
hclk
VDD_IO
Domain
(24 MHz to 1 MHz)
RF Control
and Data
I/O Ring Bus
Bluetooth
Baseband
Core
2.4 GHz
Radio
3-D Glasses
and Triac
GPIO
Control/
Status
Keyboard
Matrix
3 -Axis
Mouse
Signal
IR
Mod.
and
SPI
M/S
PMU
Scanner
w/FIFO
24
MHz
Learning
Registers
Controller
Power
RF I/O
T/R
Frequency
Synthesizer
Switch
32 kHz
LPCLK
WAKE
128 kHz
LPO
6 Quadrature
Inputs (3 pair) +
High Current
IR
I/O
8 x 20
Scan
Matrix
40 GPIO
AutoCal
128 kHz
LPCLK
Driver Controls
1.2V VDD_RF
Domain
28 ADC
Inputs
÷ 4
PWM
14 GPIO on the 32-pin QFN
24 MHz Ref. Xtal
32 kHzꢀyƚĂůꢀ;ŽƉƟŽŶĂůͿꢀ
1.62V to 3.6V
VDD_IO
Figure 1: Functional Block Diagram
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 2
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Revision History
Revision History
Revision
Date
Change Description
20730-DS108-R
09/09/13
Revised:
• Section : “Shutter Control for 3D Glasses,” on page 13
• Table 27: “Ordering Information,” on page 58
Added:
• Table 15: “ESD Tolerance,” on page 45
20730-DS107-R
10/10/12
Revised:
• “SPI Timing” on page 49
20730-DS106-R
20730-DS105-R
09/20/11
06/29/11
Changed from a Preliminary Data Sheet to a Data Sheet.
Added:
• Figure 9: “32-Pin QFN Ball Map,” on page 39
• Figure 16: “32-Pin QFN Package,” on page 52
• Table 20: “BCM20730 5 × 5 × 1 mm QFN, 32-Pin Tape Reel
Specifications,” on page 55
Revised:
• General Description and Features on Cover
• Figure 1: “Functional Block Diagram,” on page 2
• “ADC Port” on page 17
• Table 2: “BCM20730 First SPI Set (Master Mode),” on page 18
• Table 2: “BCM20730 First SPI Set (Master Mode),” on page 18
• Table 2: “BCM20730 First SPI Set (Master Mode),” on page 18
• Figure 5: “External Reset Timing,” on page 22
• “GPIO Port” on page 27
• “BBC Power Management” on page 29
• Table 7: “Pin Descriptions,” on page 30
• Table 8: “GPIO Pin Descriptions,” on page 32
• Table 12: “ADC Specifications,” on page 44
Revised:
• Figure 1: “Functional Block Diagram,” on page 2
• “ADC Port” on page 17
• Table 10: “Power Supply,” on page 39
20730-DS104-R
20730-DS103-R
05/09/2011
04/06/11
Revised:
• Table 14: “Current Consumption,” on page 42
• Table 23: “Ordering Information,” on page 54
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 3
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Revision History
Revision
Date
Change Description
20730-DS102-R
03/23/11
Added:
• Table 1: “ADC Modes,” on page 18
Revised:
• Figure 1: “Functional Block Diagram,” on page 2
• “ADC Port” on page 17
• “Internal LDO Regulator” on page 22
• “UART Interface” on page 23
• Table 6: “XTAL Oscillator Characteristics,” on page 25
• Table 8: “GPIO Pin Descriptions,” on page 30
• Table 10: “Power Supply,” on page 39
• Table 11: “LDO Regulator Electrical Specifications,” on page 40
• Table 12: “ADC Specifications,” on page 41
• Table 14: “Current Consumption,” on page 42
• Table 15: “Receiver RF Specifications,” on page 43
• Table 16: “Transmitter RF Specifications,” on page 44
• Table 18: “SPI Interface Timing Specifications,” on page 46
• Table 21: “BCM20730 6 × 6 × 1 mm QFN, 40-Pin Tape Reel
Specifications,” on page 52
• Table 22: “BCM20730 7 × 7 × .8 mm WFBGA, 64-Pin Tape Reel
Specifications,” on page 52
Deleted:
• Placeholder for Figure 4: Triac Control
• Placeholder for Figure 18: BCM20730, 6 x 6 QFN Package Tray
• Placeholder for Figure 19: BCM20730, 7 x 7 FBGA Package Tray
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 4
BROADCOM CONFIDENTIAL
Revision
Date
Change Description
20730-DS101-R
6/25/10
Added:
• “Shutter Control for 3D Glasses” on page 10.
• “Infrared Modulator” on page 10.
• “Infrared Learning” on page 11.
• “Triac Control” on page 12.
• “Broadcom Proprietary Control Signalling and Triggered Baseband
Fast Connect” on page 12.
• Figure 5: “Internal Reset Timing,” on page 17.
• Figure 6: “External Reset Timing,” on page 17.
• Figure 10: “40-pin QFN Ball Map,” on page 33.
• Figure 11: “64-pin BGA Ball Map,” on page 34.
• “SPI Timing” on page 41.
• Figure 16: “40-pin QFN,” on page 44.
• Figure 17: “64-pin FBGA,” on page 45.
Revised:
• “Microprocessor Unit” on page 16.
• Table 6: “Pin Descriptions,” on page 25.
• Table 11: “ADC Specifications,” on page 36.
• Table 14: “Receiver RF Specifications,” on page 38.
• Table 15: “Transmitter RF Specifications,” on page 39.
• Table 21: “Ordering Information,” on page 50.
Initial release.
20730-DS100-RI
4/27/10
Broadcom Corporation
5300 California Avenue
Irvine, CA 92617
© 2013 by Broadcom Corporation
All rights reserved
Printed in the U.S.A.
Broadcom®, the pulse logo, Connecting everything®, and the Connecting everything logo are among the
registered trademarks of Broadcom Corporation and/or its subsidiaries in the United States, certain other
countries, and/or the EU. Bluetooth® is a trademark of the Bluetooth SIG. Any other trademarks or trade
names mentioned are the property of their respective owners.
Confidential and Proprietary Information: This document and the software are proprietary properties of
Broadcom Corporation. This software package may only be used in accordance with the Broadcom Corporation
license agreement.
This data sheet (including, without limitation, the Broadcom component(s) identified herein) is not designed,
intended, or certified for use in any military, nuclear, medical, mass transportation, aviation, navigations,
pollution control, hazardous substances management, or other high risk application. BROADCOM PROVIDES
THIS DATA SHEET "AS-IS", WITHOUT WARRANTY OF ANY KIND. BROADCOM DISCLAIMS ALL WARRANTIES,
EXPRESSED AND IMPLIED, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT.
BCM20730 Data Sheet
Table of Contents
Table of Contents
About This Document...................................................................................................................................11
Purpose and Audience...........................................................................................................................11
Acronyms and Abbreviations.................................................................................................................11
References .............................................................................................................................................11
Technical Support.........................................................................................................................................11
Section 1: Functional Description .................................................................................... 12
Keyboard Scanner.........................................................................................................................................12
Theory of Operation ..............................................................................................................................12
Idle..................................................................................................................................................12
Scan ................................................................................................................................................12
Scan End .........................................................................................................................................13
Mouse Quadrature Signal Decoder..............................................................................................................13
Theory of Operation ..............................................................................................................................13
Shutter Control for 3D Glasses.....................................................................................................................13
Infrared Modulator ......................................................................................................................................14
Infrared Learning..........................................................................................................................................15
Triac Control .................................................................................................................................................15
Broadcom Proprietary Control Signaling and Triggered Broadcom Fast Connect .....................................15
Bluetooth Baseband Core ............................................................................................................................16
Frequency Hopping Generator ..............................................................................................................16
E0 Encryption.........................................................................................................................................16
Link Control Layer ..................................................................................................................................16
Adaptive Frequency Hopping.................................................................................................................17
Bluetooth Version 3.0 Features .............................................................................................................17
Test Mode Support ................................................................................................................................17
ADC Port .......................................................................................................................................................17
Serial Peripheral Interface ...........................................................................................................................18
Microprocessor Unit.....................................................................................................................................21
EEPROM Interface..................................................................................................................................21
Serial Flash Interface..............................................................................................................................21
Internal Reset.........................................................................................................................................22
External Reset ........................................................................................................................................22
Integrated Radio Transceiver.......................................................................................................................23
Transmitter Path....................................................................................................................................23
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 6
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Table of Contents
Digital Modulator............................................................................................................................23
Power Amplifier..............................................................................................................................23
Receiver Path.........................................................................................................................................23
Digital Demodulator and Bit Synchronizer .....................................................................................23
Receiver Signal Strength Indicator..................................................................................................23
Local Oscillator.......................................................................................................................................24
Calibration..............................................................................................................................................24
Internal LDO Regulator ..........................................................................................................................24
Peripheral Transport Unit ............................................................................................................................24
Broadcom Serial Communications Interface .........................................................................................24
UART Interface.......................................................................................................................................25
Clock Frequencies.........................................................................................................................................25
Crystal Oscillator....................................................................................................................................25
HID Peripheral Block.......................................................................................................................26
32 kHz Crystal Oscillator .................................................................................................................26
GPIO Port ......................................................................................................................................................27
Port 0–Port 1, Port 8–Port 23, and Port 28–Port 38..............................................................................27
Port 26–Port 29......................................................................................................................................27
PWM .............................................................................................................................................................27
Power Management Unit.............................................................................................................................28
RF Power Management .........................................................................................................................28
Host Controller Power Management.....................................................................................................29
BBC Power Management.......................................................................................................................29
Section 2: Pin Assignments.............................................................................................. 30
Pin Descriptions............................................................................................................................................30
Ball Maps ......................................................................................................................................................39
Section 3: Specifications.................................................................................................. 42
Electrical Characteristics ..............................................................................................................................42
RF Specifications...........................................................................................................................................46
Timing and AC Characteristics......................................................................................................................48
UART Timing ..........................................................................................................................................48
SPI Timing...............................................................................................................................................49
BSC Interface Timing..............................................................................................................................51
Section 4: Mechanical Information.................................................................................. 53
Tape Reel and Packaging Specifications ................................................................................................56
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 7
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Table of Contents
Section 5: Ordering Information...................................................................................... 58
Appendix A: Acronyms and Abbreviations....................................................................... 59
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 8
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
List of Figures
List of Figures
Figure 1: Functional Block Diagram....................................................................................................................2
Figure 2: Infrared TX.........................................................................................................................................14
Figure 3: Infrared RX.........................................................................................................................................15
Figure 4: Internal Reset Timing ........................................................................................................................22
Figure 5: External Reset Timing........................................................................................................................22
Figure 6: Recommended Oscillator Configuration—12 pF Load Crystal..........................................................25
Figure 7: 32 kHz Oscillator Block Diagram........................................................................................................26
Figure 8: PWM Channel Block Diagram............................................................................................................28
Figure 9: 32-Pin QFN Ball Map .........................................................................................................................39
Figure 10: 40-pin QFN Ball Map .......................................................................................................................40
Figure 11: 64-pin BGA Ball Map .......................................................................................................................41
Figure 12: UART Timing....................................................................................................................................48
Figure 13: SPI Timing Diagram..........................................................................................................................49
Figure 14: BSC Interface Timing Diagram.........................................................................................................52
Figure 15: 32-Pin QFN Package ........................................................................................................................53
Figure 16: 40-pin QFN Package ........................................................................................................................54
Figure 17: 64-pin FBGA Package.......................................................................................................................55
Figure 18: Pin 1 Orientation .............................................................................................................................57
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 9
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
List of Tables
List of Tables
Table 1: ADC Modes .........................................................................................................................................18
Table 2: BCM20730 First SPI Set (Master Mode) .............................................................................................18
Table 3: BCM20730 Second SPI Set (Master Mode).........................................................................................18
Table 4: BCM20730 Second SPI Set (Slave Mode)............................................................................................19
Table 5: Reference Crystal Electrical Specifications .........................................................................................26
Table 6: XTAL Oscillator Characteristics ...........................................................................................................27
Table 7: Pin Descriptions..................................................................................................................................30
Table 8: GPIO Pin Descriptions.........................................................................................................................32
Table 9: Maximum Electrical Rating.................................................................................................................42
Table 10: Power Supply....................................................................................................................................42
Table 11: LDO Regulator Electrical Specifications ............................................................................................43
Table 12: ADC Specifications ............................................................................................................................44
Table 13: Digital Level ......................................................................................................................................44
Table 14: Current Consumption ......................................................................................................................45
Table 15: ESD Tolerance...................................................................................................................................45
Table 16: Receiver RF Specifications ................................................................................................................46
Table 17: Transmitter RF Specifications ...........................................................................................................47
Table 18: UART Timing Specifications ..............................................................................................................48
Table 19: SPI1 Timing Values—SCLK = 12 MHz and VDDM = 3.2V ..................................................................49
Table 20: SPI1 Timing Values—SCLK = 6 MHz and VDDM = 1.62V ..................................................................50
Table 21: SPI2 Timing Values—SCLK = 12 MHz and VDDM = 3.2V ..................................................................50
Table 22: SPI2 Timing Values—SCLK = 6 MHz and VDDM = 1.62V ..................................................................51
Table 23: BSC Interface Timing Specifications..................................................................................................51
Table 24: BCM20730 5 × 5 × 1 mm QFN, 32-Pin Tape Reel Specifications.......................................................56
Table 25: BCM20730 6 × 6 × 1 mm QFN, 40-Pin Tape Reel Specifications.......................................................56
Table 26: BCM20730 7 × 7 × 0.8 mm WFBGA, 64-Pin Tape Reel Specifications ..............................................56
Table 27: Ordering Information .......................................................................................................................58
BROADCOM®
September 9, 2013 • 20730-DS108-R
Page 10
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
About This Document
About This Document
Purpose and Audience
This data sheet provides a description of the major blocks, interfaces, pin assignments, and specifications of
the BCM20730 single-chip Bluetooth transceiver. This is a required document for designers responsible for
adding the BCM20730 Bluetooth transceiver to wireless input device applications including game controllers,
keyboards, 3D glasses, remote controls, gestural input devices, and sensor devices.
Acronyms and Abbreviations
In most cases, acronyms and abbreviations are defined on first use. Acronyms and abbreviations in this
document are also defined in Appendix A: “Acronyms and Abbreviations,” on page 59.
For a comprehensive list of acronyms and other terms used in Broadcom documents, go to:
http://www.broadcom.com/press/glossary.php.
References
The references in this section may be used in conjunction with this document.
Note: Broadcom provides customer access to technical documentation and software through its
Customer Support Portal (CSP) and Downloads & Support site (see Technical Support).
For Broadcom documents, replace the “x” in the document number with the largest number available in the
repository to ensure that you have the most current version of the document.
Document Name
Number
Broadcom Items
[1] Single-Chip Bluetooth® Transceiver and Baseband Processor
20702-DS10x-R
Technical Support
Broadcom provides customer access to a wide range of information, including technical documentation,
schematic diagrams, product bill of materials, PCB layout information, and software updates through its
customer support portal (https://support.broadcom.com). For a CSP account, contact your Sales or Engineering
support representative.
In addition, Broadcom provides other product support through its Downloads & Support site
(http://www.broadcom.com/support/).
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 11
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Functional Description
Section 1: Functional Description
Keyboard Scanner
The keyboard scanner is designed to autonomously sample keys and store them into buffer registers without
the need for the host microcontroller to intervene. The scanner has the following features:
• Ability to turn off its clock if no keys pressed.
• Sequential scanning of up to 160 keys in an 8 x 20 matrix.
• Programmable number of columns from 1 to 20.
• Programmable number of rows from 1 to 8.
• 16-byte key-code buffer (can be augmented by firmware).
• 128 kHz clock – allows scanning of full 160-key matrix in about 1.2 ms.
• N-key rollover with selective 2-key lockout if ghost is detected.
• Keys are buffered until host microcontroller has a chance to read it, or until overflow occurs.
• Hardware debouncing and noise/glitch filtering.
• Low-power consumption. Single-digit µA-level sleep current.
Theory of Operation
The key scan block is controlled by a state machine with the following states:
Idle
The state machine begins in the idle state. In this state, all column outputs are driven high. If any key is pressed,
a transition occurs on one of the row inputs. This transition causes the 128 kHz clock to be enabled (if it is not
already enabled by another peripheral) and the state machine to enter the scan state. Also in this state, an 8-
bit row-hit register and an 8-bit key-index counter is reset to 0.
Scan
In the scan state, a row counter counts from 0 up to a programmable number of rows minus 1. Once the last
row is reached, the row counter is reset and the column counter is incremented. This cycle repeats until the
row and column counters are both at their respective terminal count values. At that point, the state machine
moves into the Scan-End state.
As the keys are being scanned, the key-index counter is incremented. This counter is the value compared to the
modifier key codes stored, or in the key-code buffer if the key is not a modifier key. It can be used by the
microprocessor as an index into a lookup table of usage codes.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 12
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Mouse Quadrature Signal Decoder
Also, as the n-th row is scanned, the row-hit register is ORed with the current 8-bit row input values if the
current column contains two or more row hits. During the scan of any column, if a key is detected at the current
row, and the row-hit register indicates that a hit was detected in that same row on a previous column, then a
ghost condition may have occurred, and a bit in the status register is set to indicate this.
Scan End
This state determines whether any keys were detected while in the scan state. If yes, the state machine returns
to the scan state. If no, the state machine returns to the idle state, and the 128 kHz clock request signal is made
inactive.
The microcontroller can poll the key status register.
Mouse Quadrature Signal Decoder
The mouse signal decoder is designed to autonomously sample two quadrature signals commonly generated
by optomechanical mouse apparatus. The decoder has the following features:
• Three pairs of inputs for X, Y, and Z (typical scroll wheel) axis signals. Each axis has two options:
– For the X axis, choose P2 or P32 as X0 and P3 or P33 as X1.
– For the Y axis, choose P4 or P34 as Y0 and P5 or P35 as Y1.
– For the Z axis, choose P6 or P36 as Z0 and P7 or P37 as Z1.
• Control of up to four external high current GPIOs to power external optoelectronics:
– Turn-on and turn-off time can be staggered for each HC-GPIO to avoid simultaneous switching of high
currents and having multiple high-current devices on at the same time.
– Sample time can be staggered for each axis.
– Sense of the control signal can be active high or active low.
– Control signal can be tristated for off condition or driven high or low, as appropriate.
Theory of Operation
The mouse decoder block has four 16-bit PWMs for controlling external quadrature devices and sampling the
quadrature inputs at its core.
The GPIO signals may be used to control such items as LEDs, external ICs that may emulate quadrature signals,
photodiodes, and photodetectors.
Shutter Control for 3D Glasses
The BCM20730, combined with the BCM20702, provides full system support for 3D glasses on televisions. The
BCM20702 gets frame synchronization signals from the TV, converts them into proprietary timing control
messages, then passes these messages to the BCM20730. The BCM20730 uses these messages to synchronize
the shutter control for the 3D glasses with the television frames.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 13
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Infrared Modulator
The BCM20730 can provide up to four synchronized control signals for left and right eye shutter control. These
four lines can output pulses with microsecond resolution for on and off timing. The total cycle time can be set
for any period up to 65535 msec. The pulses are synchronized to each other for left and right eye shutters.
The BCM20730 seamlessly adjusts the timing of the control signals based on control messages from the
BCM20702, ensuring that the 3D glasses remain synchronized to the TV display frame.
3D hardware control on the BCM20730 works independently of the rest of the system. The BCM20730
negotiates sniff with the BCM20702 and, except for sniff resynchronization periods, most of the BCM20730
circuitry remains in a low power state while the 3D glasses subsystem continues to provide shutter timing and
control pulses. This significantly reduces total system power consumption.
The BCM20730A2 has the new BT SIG 3DG profile, as well as legacy mode 3DG, included in ROM. This allows it
to support a smaller and lower cost external memory of 4 KB.
Infrared Modulator
The BCM20730 includes hardware support for infrared TX. The hardware can transmit both modulated and
unmodulated waveforms. For modulated waveforms, hardware inserts the desired carrier frequency into all IR
transmissions. IR TX can be sourced from firmware-supplied descriptors, a programmable bit, or the peripheral
UART transmitter.
If descriptors are used, they include IR on/off state and the duration between 1–32767 µsec. The BCM20730
IR TX firmware driver inserts this information in a hardware FIFO and makes sure that all descriptors are played
out without a glitch due to underrun. See Figure 2.
Figure 2: Infrared TX
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 14
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Infrared Learning
Infrared Learning
The BCM20730 includes hardware support for infrared learning. The hardware can detect both modulated and
unmodulated signals. For modulated signals, the BCM20730 can detect carrier frequencies between 10 kHz
and 500 kHz and the duration that the signal is present or absent. The BCM20730 firmware driver supports
further analysis and compression of learned signal. The learned signal can then be played back through the
BCM20730 IR TX subsystem. See Figure 3.
Figure 3: Infrared RX
Triac Control
The BCM20730 includes hardware support for zero-crossing detection and trigger control for up to four triacs.
The BCM20730 detects zero-crossing on the AC zero detection line and uses that to provide a pulse that is
offset from the zero-crossing. This allows the BCM20730 to be used in dimmer applications, as well as any other
applications that require a control signal that is offset from an input event.
Broadcom Proprietary Control Signaling and Triggered
Broadcom Fast Connect
Broadcom Proprietary Control Signaling (BPCS) and Triggered Broadcom Fast Connect (TBFC) are Broadcom-
proprietary baseband (ACL) suspension and low latency reconnection mechanisms that reestablish the
baseband connection with the peer controller that also supports BPCS/TBFC.
The BCM20730 uses BPCS primitives to allow a Human Interface Device (HID) to suspend all RF traffic after a
configurable idle period with no reportable activity. To conserve power, it can then enter one of its low power
states while still logically remaining connected at the L2CAP and HID layers with the peer device. When an
event requires the HID to deliver a report to the peer device, the BCM20730 uses the TBFC and BPCS
mechanisms to reestablish the baseband connection and can immediately resume L2CAP traffic, greatly
reducing latency between the event and delivery of the report to the peer device.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 15
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Bluetooth Baseband Core
Certain applications may make use of the BCM20730 Baseband Fast Connect (BFC) mechanism for power
savings and lower latencies not achievable by using even long sniff intervals by completely eliminating the need
to maintain an RF link, while still being able to establish ACL and L2CAP connections much faster than regular
methods.
Bluetooth Baseband Core
The Bluetooth Baseband Core (BBC) implements all of the time-critical functions required for high performance
Bluetooth operation. The BBC manages the buffering, segmentation, and data routing for all connections. It
also buffers data that passes through it, handles data flow control, schedules ACL TX/RX transactions, monitors
Bluetooth slot usage, optimally segments and packages data into baseband packets, manages connection
status indicators, and composes and decodes HCI packets. In addition to these functions, it independently
handles HCI event types and HCI command types.
The following transmit and receive functions are also implemented in the BBC hardware to increase TX/RX data
reliability and security before sending over the air:
• Receive Functions: symbol timing recovery, data deframing, forward error correction (FEC), header error
control (HEC), cyclic redundancy check (CRC), data decryption, and data dewhitening.
• Transmit Functions: data framing, FEC generation, HEC generation, CRC generation, link key generation,
data encryption, and data whitening.
Frequency Hopping Generator
The frequency hopping sequence generator selects the correct hopping channel number depending on the link
controller state, Bluetooth clock, and device address.
E0 Encryption
The encryption key and the encryption engine are implemented using dedicated hardware to reduce software
complexity and provide minimal processor intervention.
Link Control Layer
The link control layer is part of the Bluetooth link control functions that are implemented in dedicated logic in
the Link Control Unit (LCU). This layer consists of the Command Controller, which takes software commands,
and other controllers that are activated or configured by the Command Controller to perform the link control
tasks. Each task performs a different Bluetooth link controller state. STANDBY and CONNECTION are the two
major states. In addition, there are five substates: page, page scan, inquiry, inquiry scan, and sniff.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 16
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
ADC Port
Adaptive Frequency Hopping
The BCM20730 gathers link quality statistics on a channel-by-channel basis to facilitate channel assessment
and channel map selection. The link quality is determined by using both RF and baseband signal processing to
provide a more accurate frequency hop map.
Bluetooth Version 3.0 Features
The BCM20730 supports Bluetooth 3.0, including the following options:
• Enhanced Power Control
• Unicast Connectionless Data
• HCI Read Encryption Key Size command
The BCM20730 also supports the following Bluetooth version 2.1 features:
• Extended Inquiry Response
• Sniff Subrating
• Encryption Pause and Resume
• Secure Simple Pairing
• Link Supervision Timeout Changed Event
• Erroneous Data Reporting
• Non-Automatically-Flushable Packet Boundary Flag
• Security Mode 4
Test Mode Support
The BCM20730 fully supports Bluetooth Test mode, as described in Part 1 of the Bluetooth 3.0 specification.
This includes the transmitter tests, normal and delayed loopback tests, and the reduced hopping sequence.
In addition to the standard Bluetooth Test mode, the device supports enhanced testing features to simplify RF
debugging and qualification as well as type-approval testing.
ADC Port
The BCM20730 contains a 16-bit ADC (effective number of bits is 10).
Additionally:
• There are 28 analog input channels in the 64-pin package, 12 analog input channels in the 40-pin package,
and 9 analog input channels in the 32-pin package. All channels are multiplexed on various GPIOs.
• The conversion time is 10 μs.
• There is a built-in reference with supply- or band-gap based reference modes.
• The maximum conversion rate is 187 kHz.
• There is a rail-to-rail input swing.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 17
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Serial Peripheral Interface
The ADC consists of an analog ADC core that performs the actual analog-to-digital conversion and digital
hardware that processes the output of the ADC core into valid ADC output samples. Directed by the firmware,
the digital hardware also controls the input multiplexers that select the ADC input signal V and the ADC
inp
reference signals V .
ref
Table 1: ADC Modes
Maximum Sampling Rate (kHz)
a
Mode
ENOB (Typical)
Latency (μs)
0
1
2
3
4
13
5.859
11.7
46.875
93.75
187
171
85
21
11
5
12.6
12
11.5
10
a. Settling time after switching channels.
Serial Peripheral Interface
The BCM20730 has two independent SPI interfaces. One is a master-only interface and the other can be either
a master or a slave. Each interface has a 16-byte transmit buffer and a 16-byte receive buffer. To support more
flexibility for user applications, the BCM20730 has optional I/O ports that can be configured individually and
separately for each functional pin, as shown in Table 2. The BCM20730 acts as an SPI master device that
supports 1.8V or 3.3V SPI slaves, as shown in Table 2. The BCM20730 can also act as an SPI slave device that
supports a 1.8V or 3.3V SPI master, as shown in Table 2.
Table 2: BCM20730 First SPI Set (Master Mode)
a
Pin Name
SPI_CLK
SPI_MOSI
SPI_MISO
SPI_CS
Configuration set 1
Configuration set 2
Configuration set 3
SCL
SCL
SCL
SDA
SDA
SDA
P24
P26
P32
–
–
P33
(Default for serial flash)
Configuration set 4
SCL
SDA
P39
–
a. Any GPIO can be used as SPI_CS when SPI is in master mode.
Table 3: BCM20730 Second SPI Set (Master Mode)
a
Pin Name
SPI_CLK
SPI_MOSI
SPI_MISO
SPI_CS
Configuration set 1
Configuration set 2
Configuration set 3
Configuration set 4
P3
P3
P3
P3
P0
P0
P2
P2
P1
P5
P1
P5
–
–
–
–
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 18
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Serial Peripheral Interface
Table 3: BCM20730 Second SPI Set (Master Mode) (Cont.)
a
Pin Name
SPI_CLK
SPI_MOSI
SPI_MISO
SPI_CS
Configuration set 5
Configuration set 6
Configuration set 7
Configuration set 8
Configuration set 9
Configuration set 10
Configuration set 11
Configuration set 12
Configuration set 13
Configuration set 14
Configuration set 15
Configuration set 16
Configuration set 17
Configuration set 18
Configuration set 19
Configuration set 20
Configuration set 21
Configuration set 22
Configuration set 23
Configuration set 24
Configuration set 25
Configuration set 26
Configuration set 27
Configuration set 28
Configuration set 29
Configuration set 30
P3
P3
P3
P4
P4
P1
P5
P1
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
P27
P27
P38
P38
P0
P3
P3
P3
P5
P1
P5
P7
P7
P7
P1
P5
P1
P0
P2
P7
P7
P7
P2
P4
P4
P5
P1
P5
P7
P7
P7
P27
P27
P38
P38
P0
P1
P5
P1
P7
P5
P24
P24
P24
P24
P24
P36
P36
P36
P36
P36
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P2
P4
P27
P38
P0
P2
P4
P27
P38
a. Any GPIO can be used as SPI_CS when SPI is in master mode.
a
Table 4: BCM20730 Second SPI Set (Slave Mode)
Pin Name
SPI_CLK
SPI_MOSI
SPI_MISO
SPI_CS
Configuration set 1
Configuration set 2
Configuration set 3
Configuration set 4
Configuration set 5
P3
P3
P3
P3
P7
P0
P0
P4
P4
P0
P1
P5
P1
P5
P1
P2
P2
P2
P2
P2
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 19
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Serial Peripheral Interface
a
Table 4: BCM20730 Second SPI Set (Slave Mode)
Pin Name
SPI_CLK
SPI_MOSI
SPI_MISO
SPI_CS
Configuration set 6
Configuration set 7
Configuration set 8
Configuration set 9
Configuration set 10
Configuration set 11
Configuration set 12
Configuration set 13
Configuration set 14
Configuration set 15
Configuration set 16
Configuration set 17
Configuration set 18
Configuration set 19
Configuration set 20
Configuration set 21
Configuration set 22
Configuration set 23
Configuration set 24
Configuration set 25
Configuration set 26
Configuration set 27
Configuration set 28
Configuration set 29
Configuration set 30
Configuration set 31
Configuration set 32
Configuration set 33
Configuration set 34
P7
P7
P7
P0
P4
P4
P5
P1
P5
P2
P2
P2
P3
P3
P3
P0
P0
P4
P1
P5
P1
P6
P6
P6
P3
P7
P7
P4
P0
P0
P5
P1
P5
P6
P6
P6
P7
P7
P4
P4
P1
P5
P6
P6
P24
P24
P24
P36
P36
P36
P24
P24
P24
P36
P36
P36
P24
P24
P24
P36
P36
P36
P27
P33
P38
P27
P33
P38
P27
P33
P38
P27
P33
P38
P27
P33
P38
P27
P33
P38
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P25
P26
P26
P26
P26
P26
P26
P32
P32
P32
P32
P32
P32
P39
P39
P39
P39
P39
P39
a. Additional configuration sets are available upon request.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 20
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Microprocessor Unit
Microprocessor Unit
The BCM20730 microprocessor unit (µPU) executes software from the link control (LC) layer up to the
application layer components that ensure adherence to the Bluetooth Human Interface Device (HID) profile
and Audio/Video Remote Control Profile (AVRCP). The microprocessor is based on an ARM Cortex™-M3, 32-bit
RISC processor with embedded ICE-RT debug and JTAG interface units. The µPU has 320 KB of ROM for program
storage and boot-up, 60 KB of RAM for scratch-pad data, and patch RAM code.
The internal boot ROM provides power-on reset flexibility, which enables the same device to be used in
different HID applications with an external serial EEPROM or with an external serial flash memory. At power-
up, the lowest layer of the protocol stack is executed from the internal ROM memory.
External patches may be applied to the ROM-based firmware to provide flexibility for bug fixes and feature
additions. The device can also support the integration of user applications.
EEPROM Interface
The BCM20730 provides a Broadcom Serial Control (BSC) master interface. The BSC is programmed by the CPU
to generate four types of BSC bus transfers: read-only, write-only, combined read/write, and combined write/
2
read. BSC supports both low-speed and fast mode devices. The BSC is compatible with a Philips® (now NXP) I C
2
slave device, except that master arbitration (multiple I C masters contending for the bus) is not supported.
The EEPROM can contain customer application configuration information including: application code,
configuration data, patches, pairing information, BD_ADDR, baud rate, SDP service record, and file system
information used for code.
Native support for the Microchip® 24LC128, Microchip 24AA128, and ST Micro® M24128-BR is included.
Serial Flash Interface
The BCM20730 includes an SPI master controller that can be used to access serial flash memory. The SPI master
contains an AHB slave interface, transmit and receive FIFOs, and the SPI core PHY logic.
Devices natively supported include the following:
• Atmel® AT25BCM512B
• MXIC® MX25V512ZUI-20G
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 21
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Microprocessor Unit
Internal Reset
Figure 4: Internal Reset Timing
VDDO POR delay
~ 2 ms
VDDO
VDDO POR threshold
VDDC POR threshold
VDDO POR
VDDC
VDDC POR delay
~ 2 ms
VDDC POR
Crystal
warm-up
delay:
~ 5 ms
Baseband Reset
Start reading EEPROM and
firmware boot
Crystal Enable
External Reset
The BCM20730 has an integrated power-on reset circuit that completely resets all circuits to a known power-
on state. An external active low reset signal, RESET_N, can be used to put the BCM20730 in the reset state. The
RESET_N pin has an internal pull-up resistor and, in most applications, it does not require that anything be
connected to it. RESET_N should only be released after the VDDO supply voltage level has been stabilized.
Figure 5: External Reset Timing
Pulse width
>50 µs
RESET_N
Crystal
warm-up
delay:
~ 5 ms
Baseband Reset
Start reading EEPROM and
firmware boot
Crystal Enable
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 22
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Integrated Radio Transceiver
Integrated Radio Transceiver
The BCM20730 has an integrated radio transceiver that is optimized for 2.4 GHz Bluetooth® wireless systems.
It has been designed to provide low power, low cost, and robust communications for applications operating in
the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 3.0
and meets or exceeds the requirements to provide the highest communication link quality of service.
Transmitter Path
The BCM20730 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the
2.4 GHz ISM band.
Digital Modulator
The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital
modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted
signal.
Power Amplifier
The BCM20730 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.
Receiver Path
The receiver path uses a low IF scheme to downconvert the received signal for demodulation in the digital
demodulator and bit synchronizer. The receiver path provides a high degree of linearity, an extended dynamic
range, and high-order, on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The
front-end topology, which has built-in out-of-band attenuation, enables the BCM20730 to be used in most
applications without off-chip filtering.
Digital Demodulator and Bit Synchronizer
The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency
tracking and bit synchronization algorithm.
Receiver Signal Strength Indicator
The radio portion of the BCM20730 provides a receiver signal strength indicator (RSSI) to the baseband. This
enables the controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver
signal strength to determine whether the transmitter should increase or decrease its output power.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 23
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Peripheral Transport Unit
Local Oscillator
The local oscillator (LO) provides fast frequency hopping (1600 hops/second) across the 79 maximum available
channels. The BCM20730 uses an internal loop filter.
Calibration
The BCM20730 radio transceiver features a self-contained automated calibration scheme. No user interaction
is required during normal operation or during manufacturing to provide optimal performance. Calibration
compensates for filter, matching network, and amplifier gain and phase characteristics to yield radio
performance within 2% of what is optimal. Calibration takes process and temperature variations into account,
and it takes place transparently during normal operation and hop setting times.
Internal LDO Regulator
The BCM20730 has an integrated 1.2V LDO regulator that provides power to the digital and RF circuits. The
1.2V LDO regulator operates from a 1.425V to 3.63V input supply with a 30 mA maximum load current.
Note: Always place the decoupling capacitors near the pins as closely together as possible.
Peripheral Transport Unit
Broadcom Serial Communications Interface
The BCM20730 provides a 2-pin master BSC interface, which can be used to retrieve configuration information
from an external EEPROM or to communicate with peripherals such as track-ball or touch-pad modules, and
2
motion tracking ICs used in mouse devices. The BSC interface is compatible with I C slave devices. The BSC does
not support multimaster capability or flexible wait-state insertion by either master or slave devices.
The following transfer clock rates are supported by the BSC:
• 100 kHz
• 400 kHz
2
• 800 kHz (Not a standard I C-compatible speed.)
2
• 1 MHz (Compatibility with high-speed I C-compatible devices is not guaranteed.)
The following transfer types are supported by the BSC:
• Read (Up to 16 bytes can be read.)
• Write (Up to 16 bytes can be written.)
• Read-then-Write (Up to 16 bytes can be read and up to 16 bytes can be written.)
• Write-then-Read (Up to 16 bytes can be written and up to 16 bytes can be read.)
Hardware controls the transfers, requiring minimal firmware setup and supervision.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 24
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Clock Frequencies
The clock pin (SCL) and data pin (SDA) are both open-drain I/O pins. Pull-up resistors external to the BCM20730
are required on both the SCL and SDA pins for proper operation.
UART Interface
The UART is a standard 2-wire interface (RX and TX) and has adjustable baud rates from 9600 bps to 1.5 Mbps.
The baud rate can be selected via a vendor-specific UART HCI command. The interface supports the Bluetooth
3.0 UART HCI (H5) specification. The default baud rate for H5 is 115.2 kbaud.
Both high and low baud rates can be supported by running the UART clock at 24 MHz.
The BCM20730 UART operates correctly with the host UART as long as the combined baud rate error of the two
devices is within ±5%.
Clock Frequencies
The BCM20730 is set with crystal frequency of 24 MHz.
Crystal Oscillator
The crystal oscillator requires a crystal with an accuracy of ±20 ppm as defined by the Bluetooth specification.
Two external load capacitors in the range of 5 pF to 30 pF are required to work with the crystal oscillator. The
selection of the load capacitors is crystal dependent. Table 5 on page 26 shows the recommended crystal
specification.
Figure 6: Recommended Oscillator Configuration—12 pF Load Crystal
22 pF
XIN
Crystal
XOUT
20 pF
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 25
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Clock Frequencies
Table 5: Reference Crystal Electrical Specifications
Parameter
Conditions
Minimum Typical
24.000
Fundamental
Maximum Unit
Nominal frequency
Oscillation mode
–
–
–
–
MHz
–
Frequency tolerance
@25°C
–
±10
–
ppm
ppm
W
Tolerance stability over temp @0°C to +70°C
Equivalent series resistance
Load capacitance
–
–
–
±10
–
12
–
–
–
–
50
–
–
–
–
–
–
–
–
pF
Operating temperature range
Storage temperature range
Drive level
0
–40
–
+70
+125
200
±10
2
°C
°C
μW
ppm/year
pF
Aging
Shunt capacitance
–
–
–
–
HID Peripheral Block
The peripheral blocks of the BCM20730 all run from a single 128 kHz low-power RC oscillator. The oscillator can
be turned on at the request of any of the peripherals. If the peripheral is not enabled, it shall not assert its clock
request line.
The keyboard scanner is a special case in that it may drop its clock request line even when enabled and then
reassert the clock request line if a keypress is detected.
32 kHz Crystal Oscillator
Figure 7 shows the 32 kHz crystal (XTAL) oscillator with external components and Table 6 on page 27 lists the
oscillator’s characteristics. It is a standard Pierce oscillator using a comparator with hysteresis on the output to
create a single-ended digital output. The hysteresis was added to eliminate any chatter when the input is
around the threshold of the comparator and is ~100 mV. This circuit can be operated with a 32 kHz or 32.768
kHz crystal oscillator or be driven with a clock input at similar frequency. The default component values are: R1
= 10 MΩ, C1 = C2 = ~10 pF. The values of C1 and C2 are used to fine-tune the oscillator.
Figure 7: 32 kHz Oscillator Block Diagram
C2
32.768 kHz
R1
XTAL
C1
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 26
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
GPIO Port
Table 6: XTAL Oscillator Characteristics
Parameter
Symbol
Conditions
Minimum
Typical
Maximum
Unit
Output
frequency
F
–
–
32.768
–
kHz
oscout
Frequency
tolerance
–
Crystal dependent –
100
–
ppm
Start-up time
XTAL drive level P
T
–
–
0.5
–
–
500
–
ms
μW
startup
For crystal
selection
drv
XTAL series
resistance
XTAL shunt
capacitance
R
For crystal
selection
For crystal
selection
–
–
–
–
70
kΩ
series
C
1.3
pF
shunt
GPIO Port
The BCM20730 has 14 general-purpose I/Os (GPIOs) in the 32-pin package, 22 GPIOs in the 40-pin package, and
40 GPIOs in the 64-pin package. All GPIOs support programmable pull-up and pull-down resistors, and all
support a 2 mA drive strength except P26, P27, P28, and P29, which provide a 16 mA drive strength at 3.3V
supply.
Port 0–Port 1, Port 8–Port 23, and Port 28–Port 38
All of these pins can be programmed as ADC inputs.
Port 26–Port 29
P[26:29] consists of four pins. All pins are capable of sinking up to 16 mA for LED. These pins also have the PWM
function, which can be used for LED dimming.
PWM
The BCM20730 has four internal PWM channels. The PWM module consists of the following:
• PWM1–4
• Each of the four PWM channels, PWM1–4, contains the following registers:
– 10-bit initial value register (read/write)
– 10-bit toggle register (read/write)
– 10-bit PWM counter value register (read)
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 27
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Power Management Unit
• The PWM configuration register is shared among PWM1–4 (read/write). This 12-bit register is used:
– To configure each PWM channel.
– To select the clock of each PWM channel
– To change the phase of each PWM channel
Figure 8 shows the structure of one PWM channel.
Figure 8: PWM Channel Block Diagram
pwm_cfg_adr register
pwm#_init_val_adr register
10
pwm#_togg_val_adr register
10
pwm#_cntr_adr
10
cntr value is CM3 readable
pwm_out
Example: PWM cntr w/ pwm#_init_val = 0 (dashed line)
PWM cntr w/ pwm#_init_val = x (solid line)
10'H3FF
pwm_togg_val_adr
10'Hx
10'H000
pwm_out
Power Management Unit
The Power Management Unit (PMU) provides power management features that can be invoked by software
through power management registers or packet-handling in the baseband core.
RF Power Management
The BBC generates power-down control signals for the transmit path, receive path, PLL, and power amplifier
to the 2.4 GHz transceiver, which then processes the power-down functions accordingly.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 28
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Power Management Unit
Host Controller Power Management
Power is automatically managed by the firmware based on input device activity. As a power-saving task, the
firmware controls the disabling of the on-chip regulator when in deep Sleep mode.
BBC Power Management
There are several low-power operations for the BBC:
• Physical layer packet handling turns RF on and off dynamically within packet TX and RX.
• Bluetooth-specified low-power connection sniff mode. While in these low-power connection modes, the
BCM20730 runs on the Low Power Oscillator and wakes up after a predefined time period.
The BCM20730 automatically adjusts its power dissipation based on user activity. The following power modes
are supported:
• Active mode
• Idle mode
• Sleep mode
• HIDOFF mode
The BCM20730 transitions to the next lower state after a programmable period of user inactivity. Busy mode
is immediately entered when user activity resumes.
In HIDOFF mode, the BCM20730 baseband and core are powered off by disabling power to LDOOUT. The VDDO
domain remains powered up and will turn the remainder of the chip on when it detects user events. This mode
minimizes chip power consumption and is intended for long periods of inactivity.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 29
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Assignments
Section 2: Pin Assignments
Pin Descriptions
Table 7: Pin Descriptions
Power
Pin Number
32-Pin QFN 40-pin QFN 64-pin BGA Pin Name
I/O Domain
Description
Radio I/O
6
8
F1
RF
I/O VDD_RF
RF antenna port
RF Power Supplies
4
5
7
8
6
D1
E1
H1
H2
VDDIF
I
I
I
I
VDD_RF
VDD_RF
VDD_RF
VDD_RF
IFPLL power supply
RF front-end supply
VCO, LOGEN supply
7
9
10
VDDFE
VDDVCO
VDDPLL
RFPLL and crystal oscillator supply
Power Supplies
11
–
13
–
H6
VDDC
I
I
N/A
N/A
Baseband core supply
Ground
D4, E2, E5, VSS
F2, G1, G2
28
14
34
16
A6, D7
–
VDDO
VDDM
I
I
VDDO
VDDM
I/O pad and core supply
I/O pad supply
Clock Generator and Crystal Interface
9
11
H3
XTALI
I
VDD_RF
Crystal oscillator input. See “Crystal
Oscillator” on page 25 for options.
10
1
12
40
G3
A3
XTALO
O
I
VDD_RF
VDDO
Crystal oscillator output.
XTALI32K
Low-power oscillator (LPO) input is
used.
Alternative Function:
• P11 and P27 in 32-QFN only
• P11 in 40-QFN only
• P39 in 64-BGA only
32
39
B3
XTALO32K
O
VDDO
Low-power oscillator (LPO) output.
Alternative Function:
• P12 and P26 in 32-QFN only
• P12 in 40-QFN only
• P38 in 64-BGA only
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 30
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
Table 7: Pin Descriptions (Cont.)
Power
Pin Number
32-Pin QFN 40-pin QFN 64-pin BGA Pin Name
I/O Domain
Description
Core
18
20
19
G8
G7
RESET_N
TMC
I/O VDDO
PU
Active-low system reset with open-
drain output & internal pull-up
resistor
17
I
VDDO
Test mode control
High: test mode
Connect to GND if not used.
UART
12
a
a
14
15
H5
G5
UART_RXD
I
VDDM
UART serial input – Serial data input
for the HCI UART interface. Leave
unconnected if not used.
Alternative function:
• GPIO3
UART serial output – Serial data
output for the HCI UART interface.
Leave unconnected if not used.
Alternative Function:
• GPIO2
13
UART_TXD O, PU VDDM
BSC
a
a
2
15
17
18
F7
E8
SDA
SCL
I/O, VDDM
PU
Data signal for an external I C device.
Alternative function:
• SPI_1: MOSI (master only)
• GPIO0
• CTS
2
16
I/O, VDDM
PU
Clock signal for an external I C
device.
Alternative function:
• SPI_1: SPI_CLK (master only)
• GPIO1
• RTS
LDO Regulator Power Supplies
2
3
4
5
B1
C1
LDOIN
I
LDO
LDO
Battery input supply for the LDO
LDO output
LDOOUT
O
a. VDDO for 64-pin package.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 31
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
a
Table 8: GPIO Pin Descriptions
Pin Number
32-Pin 40-pin 64-pin
Default
After
Power
Domain Alternate Function Description
QFN
QFN
BGA
Pin Name Direction POR
19
21
F6
P0
Input
Floating VDDO
• GPIO: P0
• Keyboard scan input (row): KSI0
• A/D converter input
• Peripheral UART: puart_tx
• SPI_2: MOSI (master and slave)
• IR_RX
• 60 Hz_main
• Not available during TMC=1
20
22
22
24
G6
H8
P1
P2
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P1
• Keyboard scan input (row): KSI1
• A/D converter input
• Peripheral UART: puart_rts
• SPI_2: MISO (master and slave)
• IR_TX
• GPIO: P2
• Keyboard scan input (row): KSI2
• Quadrature: QDX0
• Peripheral UART: puart_rx
• Triac control 2
• SPI_2: SPI_CS (slave only)
• SPI_2: SPI_MOSI (master only)
21
23
23
25
F8
P3
P4
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P3
• Keyboard scan input (row): KSI3
• Quadrature: QDX1
• Peripheral UART: puart_cts
• SPI_2: SPI_CLK (master and slave)
H7
• GPIO: P4
• Keyboard scan input (row): KSI4
• Quadrature: QDY0
• Peripheral UART: puart_rx
• SPI_2: MOSI (master and slave)
• IR_TX
–
26
E6
P5
Input
Floating VDDO
• GPIO: P5
• Keyboard scan input (row): KSI5
• Quadrature: QDY1
• Peripheral UART: puart_tx
• SPI_2: MISO (master and slave)
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 32
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
a
Table 8: GPIO Pin Descriptions (Cont.)
Pin Number
32-Pin 40-pin 64-pin
Default
After
Power
Domain Alternate Function Description
QFN
QFN
BGA
Pin Name Direction POR
–
27
F5
P6
Input
Floating VDDO
• GPIO: P6
PWM2
• Keyboard scan input (row): KSI6
• Quadrature: QDZ0
• Peripheral UART: puart_rts
• SPI_2: SPI_CS (slave only)
• 60Hz_main
• Triac control 1
–
28
29
C5
F4
P7
P8
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P7
• Keyboard scan input (row): KSI7
• Quadrature: QDZ1
• Peripheral UART: puart_cts
• SPI_2: SPI_CLK (master and slave)
24
• GPIO: P8
• Keyboard scan output (column):
KSO0
• A/D converter input
• External T/R switch control: ~tx_pd
Alternative Function:
• P33 in 32-QFN only
–
3
A1
P9
Input
Floating VDDO
• GPIO: P9
• Keyboard scan output (column):
KSO1
• A/D converter input
• External T/R switch control: tx_pd
–
1
2
D2
C2
P10
PWM3
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P10
• Keyboard scan output (column):
KSO2
• A/D converter input
• GPIO: P11
40
P11
• Keyboard scan output (column):
KSO3
• A/D converter input
• XTALI32K (32-QFN and 40-QFN only)
Alternative Function:
• P27 in 32-QFN only
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 33
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
a
Table 8: GPIO Pin Descriptions (Cont.)
Pin Number
32-Pin 40-pin 64-pin
Default
After
Power
Domain Alternate Function Description
QFN
QFN
BGA
Pin Name Direction POR
32
39
B2
P12
Input
Floating VDDO
• GPIO: P12
• Keyboard scan output (column):
KSO4
• A/D converter input
• XTALO32K (32-QFN and 40-QFN
only)
Alternative Function:
• P26 in 32-QFN only
29
30
31
35
36
37
F3
D3
A2
P13
PWM3
Input
Input
Input
Floating VDDO
Floating VDDO
Floating VDDO
• GPIO: P13
• Keyboard scan output (column):
KSO5
• A/D converter input
• Triac control 3
Alternative Function:
• P28 in 32-QFN only
P14
PWM2
• GPIO: P14
• Keyboard scan output (column):
KSO6
• A/D converter input
• Triac control 4
Alternative Function:
• P38 in 32-QFN only
P15
• GPIO: P15
• Keyboard scan output (column):
KSO7
• A/D converter input
• IR_RX
• 60Hz_main
–
–
–
–
C8
H4
P16
P17
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P16
• Keyboard scan output (column):
KSO8
• GPIO: P17
• Keyboard scan output (column):
KSO9
• A/D converter input
• GPIO: P18
–
–
C7
P18
Input
Floating VDDO
• Keyboard scan output (column):
KSO10
• A/D converter input
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 34
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
a
Table 8: GPIO Pin Descriptions (Cont.)
Pin Number
32-Pin 40-pin 64-pin
Default
After
Power
Domain Alternate Function Description
QFN
QFN
BGA
Pin Name Direction POR
–
–
B8
P19
P20
P21
Input
Input
Input
Floating VDDO
• GPIO: P19
• Keyboard scan output (column):
KSO11
• A/D converter input
• GPIO: P20
–
–
–
–
A8
C6
Floating VDDO
Floating VDDO
• Keyboard scan output (column):
KSO12
• A/D converter input
• GPIO: P21
• Keyboard scan output (column):
KSO13
• A/D converter input
• Triac control 3
–
–
G4
P22
Input
Floating VDDO
• GPIO: P22
• Keyboard scan output (column):
KSO14
• A/D converter input
• Triac control 4
–
–
E3
A7
P23
P24
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P23
• Keyboard scan output (column):
KSO15
• A/D converter input
• GPIO: P24
27
33
• Keyboard scan output (column):
KSO16
• SPI_2: SPI_CLK (master and slave)
• SPI_1: MISO (master only)
• Peripheral UART: puart_tx
26
32
B7
P25
Input
Floating VDDO
• GPIO: P25
• Keyboard scan output (column):
KSO17
• SPI_2: MISO (master and slave)
• Peripheral UART: puart_rx
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 35
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
a
Table 8: GPIO Pin Descriptions (Cont.)
Pin Number
32-Pin 40-pin 64-pin
Default
After
Power
Domain Alternate Function Description
QFN
QFN
BGA
Pin Name Direction POR
32
38
A4
P26
Input
Floating VDDO
• GPIO: P26
PWM0
• Keyboard scan output (column):
KSO18
• SPI_2: SPI_CS (slave only)
• SPI_1: MISO (master only)
• Optical control output: QOC0
• Triac control 1
Alternative Function:
• P12 in 32-QFN only
Current: 16 mA
1
1
B4
P27
Input
Floating VDDO
• GPIO: P27
PWM1
• Keyboard scan output (column):
KSO19
• SPI_2: MOSI (master and slave)
• Optical control output: QOC1
• Triac control 2
Alternative Function:
• P11 in 32-QFN only
Current: 16 mA
29
–
B5
P28
Input
Floating VDDO
• GPIO: P28
PWM2
• Optical control output: QOC2
• A/D converter input
• LED1
• IR_TX
Alternative Function:
• P13 in 32-QFN only
Current: 16 mA
–
–
–
–
A5
E4
P29
PWM3
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P29
• Optical control output: QOC3
• A/D converter input
• LED2
• IR_RX
Current: 16 mA
P30
• GPIO: P30
• A/D converter input
• Pairing button pin in default FW
• Peripheral UART: puart_rts
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 36
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
a
Table 8: GPIO Pin Descriptions (Cont.)
Pin Number
32-Pin 40-pin 64-pin
Default
After
Power
Domain Alternate Function Description
QFN
QFN
BGA
Pin Name Direction POR
–
–
E7
P31
P32
Input
Input
Floating VDDO
• GPIO: P31
• A/D converter input
• EEPROM WP pin in default FW
• Peripheral UART: puart_tx
25
24
31
30
D6
D8
Floating VDDO
Floating VDDO
• GPIO: P32
• A/D converter input
• Quadrature: QDX0
• SPI_2: SPI_CS (slave only)
• SPI_1: MISO (master only)
• Auxiliary clock output: ACLK0
• Peripheral UART: puart_tx
P33
P34
Input
Input
• GPIO: P33
• A/D converter input
• Quadrature: QDX1
• SPI_2: MOSI (slave only)
• Auxiliary clock output: ACLK1
• Peripheral UART: puart_rx
Alternative Function:
• P8 in 32-QFN only
–
–
B6
Floating VDDO
• GPIO: P34
• A/D converter input
• Quadrature: QDY0
• Peripheral UART: puart_rx
• External T/R switch control: tx_pd
–
–
–
–
D5
C4
P35
P36
Input
Input
Floating VDDO
Floating VDDO
• GPIO: P35
• A/D converter input
• Quadrature: QDY1
• Peripheral UART: puart_cts
• GPIO: P36
• A/D converter input
• Quadrature: QDZ0
• SPI_2: SPI_CLK (master and slave)
• Auxiliary Clock Output: ACLK0
• Battery detect pin in default FW
• External T/R switch control: ~tx_pd
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 37
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Pin Descriptions
a
Table 8: GPIO Pin Descriptions (Cont.)
Pin Number
32-Pin 40-pin 64-pin
Default
After
Power
Domain Alternate Function Description
QFN
QFN
BGA
Pin Name Direction POR
–
–
C3
P37
P38
Input
Input
Floating VDDO
• GPIO: P37
• A/D converter input
• Quadrature: QDZ1
• SPI_2: MISO (slave only)
• Auxiliary clock output: ACLK1
30
–
–
B3
A3
Floating VDDO
Floating VDDO
• GPIO: P38
• A/D converter input
• SPI_2: MOSI (master and slave)
• IR_TX
• XTALO32K (64-BGA only)
Alternative Function:
• P14 in 32-QFN only
–
P39
Input
• GPIO: P39
• SPI_2: SPI_CS (slave only)
• SPI_1: MISO (master only)
• Infrared control: IR_RX
• External PA ramp control: PA_Ramp
• XTALI32K (64-BGA only)
• 60Hz_main
a. During Power-On Reset, all inputs are disabled.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 38
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Ball Maps
Ball Maps
Figure 9: 32-Pin QFN Ball Map
32 31 30 29 28 27 26 25
P11/P27/XTALI32K
P8/P33
P4
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
LDO_IN
LDO_OUT
VDDIF
P2
P3
VDDFE
RF
P1
P0
VDDVCO
VDDPLL
RST_N
TMC
9 10 11 12 13 14 15 16
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 39
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Ball Maps
Figure 10: 40-pin QFN Ball Map
40 39 38 37 36 35 34 33 32 31
P27/PWM1
P10
1
2
30
29
28
27
26
25
24
23
22
21
P33
P8
P7
P6
P5
P4
P2
P3
P1
P0
P9
3
LDOIN
LDOOUT
VDDIF
VDDFE
RF
4
5
6
7
8
VDDVCO
VDDPLL
9
10
11 12 13 14 15 16 17 18 19 20
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 40
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Ball Maps
Figure 11: 64-pin BGA Ball Map
1
2
3
4
5
6
7
8
P26/
PWM0
P29/
PWM3
P39/
XTALI32K
P9
P15
VDDO
P24
P20
A
A
B
C
D
E
P27/
PWM1
P28/
PWM2
P38/
XTALO32K
LDOIN
P12
P11
P10
VSS
VSS
VSS
P34
P21
P32
P5
P25
P18
P19
P16
P33
SCL
P3
B
LDOOUT
P37
P14
P36
VSS
P30
P8
P7
P35
VSS
P6
C
VDDIF
VDDO
P31
D
VDDFE
P23
E
RF
P13
P0
SDA
F
F
UART_
TXD
RESET
_N
VSS
XTALO
P22
P1
TMC
G
G
H
UART_
RXD
VDDVCO
VDDPLL
XTALI
P17
VDDC
P4
P2
H
1
2
3
4
5
6
7
8
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 41
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Specifications
Section 3: Specifications
Electrical Characteristics
Table 9 shows the maximum electrical rating for voltages referenced to VDD pin.
Table 9: Maximum Electrical Rating
Rating
Symbol
Value
Unit
DC supply voltage for RF domain
DC supply voltage for core domain
DC supply voltage for VDDM domain (UART/I C)
DC supply voltage for VDDO domain
DC supply voltage for VR3V
–
–
–
–
–
–
1.4
1.4
3.8
3.8
3.8
1.4
V
V
V
V
V
V
2
DC supply voltage for VDDFE
Voltage on input or output pin
Operating ambient temperature range
Storage temperature range
–
Topr
Tstg
VSS – 0.3 to VDD + 0.3
0 to +70
–40 to +125
V
°C
°C
Table 10 shows the power supply characteristics for the range T = 0 to 125°C.
J
Table 10: Power Supply
a
a
Parameter
Minimum
Typical
Maximum
Unit
DC supply voltage for RF
DC supply voltage for Core
DC supply voltage for VDDM (UART/I C)
DC supply voltage for VDDO
DC supply voltage for LDOIN
DC supply voltage for VDDFE
1.14
1.14
1.62
1.62
1.425
1.14
–
1.2
1.2
–
–
–
1.2
–
–
1.26
1.26
3.63
3.63
3.63
1.26
100
V
V
V
V
V
V
mV
mV
2
b
Supply noise for VDDO (peak-to-peak)
Supply noise for LDOIN (peak-to-peak)
–
100
a. Overall performance degrades beyond minimum and maximum supply voltages.
b. 1.2V for Class 2 output with internal VREG.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 42
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Electrical Characteristics
Table 12 shows the digital level characteristics for (VSS = 0V).
Table 11: LDO Regulator Electrical Specifications
Parameter
Conditions
Min
Typ
Max
Unit
Input voltage range
Default output voltage
Output voltage
–
1.425
–
3.63
–
1.4
V
–
–
0.8
1.2
–
V
V
Range
Step size
–
40 or 80 –
mV
%
mA
Accuracy at any step
–
–5
–
–
+5
Load current
–
30
Line regulation
Load regulation
Vin from 1.425 to 3.63V, I
= 30 mA –0.2
–
0.2
0.2
%V /V
O
load
I
from 1 µA to 30 mA, Vin = 3.3V,
–
0.1
%V /mA
load
O
Bonding R = 0.3Ω
Quiescent current
No load @Vin = 3.3V
*Current limit enabled
–
6
5
–
µA
nA
Power-down current
Vin = 3.3V, worst@70°C
–
200
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 43
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Electrical Characteristics
Table 12: ADC Specifications
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
ADC Characteristics
Number of Input
channels
–
–
–
28
–
–
Channel switching rate f
–
–
–
0
–
–
133.33
3.63
kch/s
V
ch
Input signal range
V
inp
Reference settling time –
Changing refsel
7.5
–
–
μs
Input resistance
Input capacitance
Conversion rate
Conversion time
Resolution
R
C
Effective, single-ended
–
–
500
–
–
5
kΩ
pF
inp
–
–
–
–
–
inp
f
5.859
5.35
–
–
–
16
187
170.7
–
kHz
μs
bits
C
T
C
R
–
Effective number of
bits
–
See
Table 1 on
page 18
–
Absolute voltage
measurement error
–
Using on-chip ADC firmware
driver
–
±2
–
%
Current
I
I
+ I
–
–
1
mA
mW
nA
avdd1p2
avdd3p3
Power
Leakage current
Power-up time
P
I
T
–
–
–
–
1.5
–
–
–
T = 25°C
100
200
1
leakage
–
–
–
μs
LSB
powerup
3
a
Integral nonlinearity INL
Differential
nonlinearity
–1
–1
–
–
a
DNL
1
LSB
a
a. LSBs are expressed at the 10-bit level.
a
Table 13: Digital Level
Characteristics
Symbol
Min
Typ
Max
Unit
Input low voltage
VIL
–
–
0.4
–
0.4
–
V
V
V
Input high voltage
Input low voltage (VDDO = 1.62V)
Input high voltage (VDDO = 1.62V)
VIH
VIL
0.75 × VDDO –
–
1.2
–
–
–
–
VIH
VOL
VOH
CIN
V
b
Output low voltage
Output high voltage
0.4
–
V
V
b
VDDO – 0.4 –
Input capacitance (VDDMEM domain)
–
0.12
–
pF
a. This table is also applicable to VDDMEM domain.
b. At the specified drive current for the pad.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 44
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Electrical Characteristics
a
Table 14: Current Consumption
Operational Mode
Conditions
Typ
Max
26.6
Unit
Receive
Receiver and baseband are both operating, 100% –
ON.
mA
Transmit
DM1
Transmitter and baseband are both operating,
100% ON.
–
24 at 2 dBm, mA
19 at 0 dBm
Average current when the device is in the transmit 15.2
state, 100% utilization of available slots.
–
mA
DH1
Average current when the device is in the receive 16.67
state, 100% utilization of available slots.
–
mA
Sleep
HIDOFF
Sniff mode, 11.25 ms Slave
Sniff mode, 22.5 ms Slave
Sniff mode, 60 ms
Internal LPO is in use.
–
28.4
1.5
2.8
–
–
–
–
–
–
–
μA
μA
mA
mA
μA
μA
μA
1.27
750
500
125
Slave
Sniff mode, 100 ms Slave
Sniff mode, 495 ms Slave
a. Current consumption measurements are taken at VBAT with the assumption that VBAT is connected to VDDIO
and LDOIN.
Caution! This device is susceptible to permanent damage from electrostatic discharge (ESD). Proper
precautions are required during handling and mounting to avoid excessive ESD.
Table 15: ESD Tolerance
Model
Tolerance
Human Body Model (HBM)
Charged Device Model (CDM)
Machine Model (MM)
± ±2000V
± ±400V
± ±150V
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 45
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
RF Specifications
RF Specifications
Table 16: Receiver RF Specifications
Parameter
Mode and Conditions
Min
Typ
Max
Unit
Receiver Section
Frequency range
–
2402
–
–
–
2480
–84.0
–
–
–
MHz
dBm
dBm
dBm
dBm
RX sensitivity (standard)
RX sensitivity (low current)
Input IP3
GFSK, 0.1%BER, 1 Mbps
–88.0
–84.0
–
–
–
–16
–10
Maximum input
–
Interference Performance
C/I cochannel
C/I 1 MHz adjacent channel
C/I 2 MHz adjacent channel
C/I ≥ 3 MHz adjacent channel
C/I image channel
C/I 1 MHz adjacent to image
channel
Out-of-Band Blocking Performance (CW)
a
GFSK, 0.1%BER
GFSK, 0.1%BER
GFSK, 0.1%BER
–
–
–
–
–
–
–
–
–
–
–
–
11.0
0.0
–30.0
–40.0
–9.0
–20.0
dB
dB
dB
dB
dB
dB
a
a
b
GFSK, 0.1%BER
GFSK, 0.1%BER
GFSK, 0.1%BER
a
a
b
30 MHz to 2000 MHz
2000 MHz to 2399 MHz
2498 MHz to 3000 MHz
3000 MHz to 12.75 GHz
Spurious Emissions
30 MHz to 1 GHz
0.1%BER
0.1%BER
0.1%BER
0.1%BER
–
–
–
–
–10.0
–27
–27
–
–
–
–
dBm
dBm
dBm
dBm
–10.0
–
–
–
–
–
–
–57.0
–55.0
dBm
dBm
1 GHz to 12.75 GHz
a. Desired signal is 10 dB above the reference sensitivity level (defined as –70 dBm).
b. Desired signal is 3 dB above the reference sensitivity level (defined as –70 dBm).
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 46
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
RF Specifications
Table 17: Transmitter RF Specifications
Min
Parameter
Typ
Max
Unit
Transmitter Section
Frequency range
Output power adjustment range
Default output power
Output power variation
20 dB bandwidth
2402
–6.0
–
–
2480
4.0
–
MHz
dBm
dBm
dB
–
–
–
4.0
2.0
900
–
1000
kHz
Adjacent Channel Power
|M – N| = 2
|M – N| ≥ 3
–
–
–
–
–20
–40
dBm
dBm
Out-of-Band Spurious Emission
30 MHz to 1 GHz
1 GHz to 12.75 GHz
1.8 GHz to 1.9 GHz
5.15 GHz to 5.3 GHz
LO Performance
–
–
–
–
–
–
–
–
–36.0
–30.0
–47.0
–47.0
dBm
dBm
dBm
dBm
Initial carrier frequency tolerance
Frequency Drift
–
–
±75
kHz
DH1 packet
–
–
–
–
–
–
–
–
±25
±40
±40
20
kHz
DH3 packet
DH5 packet
Drift rate
kHz
kHz
kHz/50 µs
Frequency Deviation
Average deviation in payload
(sequence used is 00001111)
Maximum deviation in payload
(sequence used is 10101010)
140
115
–
–
–
1
175
–
kHz
kHz
MHz
Channel spacing
–
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 47
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Timing and AC Characteristics
Timing and AC Characteristics
In this section, use the numbers listed in the Reference column of each table to interpret the following timing
diagrams.
UART Timing
Table 18: UART Timing Specifications
Reference
Characteristics
Min
Max
Unit
1
Delay time, UART_CTS_N low to UART_TXD valid
–
24
Baud out
cycles
2
3
Setup time, UART_CTS_N high before midpoint of stop –
bit
10
2
ns
Delay time, midpoint of stop bit to UART_RTS_N high –
Baud out
cycles
Figure 12: UART Timing
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 48
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Timing and AC Characteristics
SPI Timing
The SPI interface supports clock speeds up to 12 MHz with VDDIO ≥ 2.2V. The supported clock speed is 6 MHz
when 2.2V ≥ VDDIO ≥ 1.62V.
Figure 13 shows the timing diagram. SPI timing values for different values of SCLK and VDDM are shown in
Table 19, Table 20 on page 50, Table 21 on page 50, Table 22 on page 51.
Figure 13: SPI Timing Diagram
5
6
CS
SCLK
Mode 1
SCLK
Mode 3
2
4
1
MSB
MSB
LSB
LSB
MOSI
MISO
3
Invalid bit
a
Table 19: SPI1 Timing Values—SCLK = 12 MHz and VDDM = 3.2V
b
Reference Characteristics
Symbol
Min
Typical
Max Unit
1
2
3
4
Output setup time, from MOSI
Tds_mo
–
20
–
–
–
–
–
–
ns
ns
ns
ns
ns
ns
data valid to sample edge of SCLK
Output hold time, from sample
edge of SCLK to MOSI data update
Input setup time, from MISO data Tds_mi
valid to sample edge of SCLK
Input hold time, from sample
edge of SCLK to MISO data update
Time from CS assert to first SCLK
edge
Time from first SCLK edge to CS
deassert
Tdh_mo
–
63
TBD
TBD
–
–
Tdh_mi
Tsu_cs
Thd_cs
–
c
c
½ SCLK period – 1
½ SCLK period
5
6
–
a. The SCLK period is based on the limitation of Tds_mi. SCLK is designed for a maximum speed of 12 MHz. The
speed can be adjusted to as low as 400 Hz by configuring the firmware.
b. Typical timing based on 20 pF/1 MΩ load and SCLK = 12 MHz.
c. CS timing is firmware controlled.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 49
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Timing and AC Characteristics
a
Table 20: SPI1 Timing Values—SCLK = 6 MHz and VDDM = 1.62V
b
Reference Characteristics
Symbol
Min
Typical
Max Unit
1
2
3
4
Output setup time, from MOSI data Tds_mo
valid to sample edge of SCLK
–
41
–
–
–
–
–
–
ns
ns
ns
ns
ns
ns
Output hold time, from sample
edge of SCLK to MOSI data update
Tdh_mo
Tds_mi
Tdh_mi
Tsu_cs
–
120
TBD
TBD
–
Input setup time, from MISO
data valid to sample edge of SCLK
–
Input hold time, from sample
edge of SCLK to MISO data update
–
c
c
Time from CS assert to first SCLK
edge
½ SCLK period – 1
½ SCLK period
5
6
Time from first SCLK edge to CS
deassert
Thd_cs
–
a. The SCLK period is based on the limitation of Tds_mi. SCLK is designed for a maximum speed of 6 MHz. The
speed can be adjusted to as low as 400 Hz by configuring the firmware.
b. Typical timing based on 20 pF/1 MΩ load and SCLK = 6 MHz.
c. CS timing is firmware controlled.
a
Table 21: SPI2 Timing Values—SCLK = 12 MHz and VDDM = 3.2V
b
Reference Characteristics
Symbol
Min
Typical
Max Unit
1
2
3
4
Output setup time, from MOSI
Tds_mo
–
26
–
–
–
–
–
–
ns
ns
ns
ns
ns
ns
data valid to sample edge of SCLK
Output hold time, from sample
edge of SCLK to MOSI data update
Input setup time, from MISO
data valid to sample edge of SCLK
Input hold time, from sample
edge of SCLK to MISO data update
Time from CS assert to first SCLK
edge
Time from first SCLK edge to CS
deassert
Tdh_mo
Tds_mi
Tdh_mi
Tsu_cs
–
56
TBD
TBD
–
–
–
c
c
½ SCLK period – 1
½ SCLK period
5
6
Thd_cs
–
a. The SCLK period is based on the limitation of Tds_mi. SCLK is designed for a maximum speed of 12 MHz. The
speed can be adjusted to as low as 400 Hz by configuring the firmware.
b. Typical timing based on 20 pF//1 MΩ load and SCLK = 12 MHz.
c. CS timing is firmware controlled in master mode and can be adjusted as required in slave mode.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 50
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Timing and AC Characteristics
a
Table 22: SPI2 Timing Values—SCLK = 6 MHz and VDDM = 1.62V
b
Reference Characteristics
Symbol
Min
Typical
Max Unit
1
2
3
4
Output setup time, from MOSI
Tds_mo
–
50
–
–
–
–
–
–
ns
ns
ns
ns
ns
ns
data valid to sample edge of SCLK
Output hold time, from sample
edge of SCLK to MOSI data update
Tdh_mo
Tds_mi
Tdh_mi
Tsu_cs
–
120
TBD
TBD
–
Input setup time, from MISO
data valid to sample edge of SCLK
–
Input hold time, from sample
edge of SCLK to MISO data update
–
c
c
Time from CS assert to first SCLK
edge
½ SCLK period – 1
½ SCLK period
5
6
Time from first SCLK edge to CS
deassert
Thd_cs
–
a. The SCLK period is based on the limitation of Tds_mi. SCLK is designed for a maximum speed of 6 MHz. The
speed can be adjusted to as low as 400 Hz by configuring the firmware.
b. Typical timing based on 20 pF//1 MΩ load and SCLK = 6 MHz.
c. CS timing is firmware controlled in master mode and can be adjusted as required in slave mode.
BSC Interface Timing
Table 23: BSC Interface Timing Specifications
Reference
Characteristics
Min
Max
Unit
1
Clock frequency
–
100
400
800
1000
–
kHz
2
START condition setup time
START condition hold time
Clock low time
650
280
650
280
0
100
280
–
ns
ns
ns
ns
ns
ns
ns
ns
ns
3
4
5
–
–
–
Clock high time
a
6
7
8
Data input hold time
–
–
–
Data input setup time
STOP condition setup time
Output valid from clock
9
10
400
–
b
Bus free time
650
a. As a transmitter, 300 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid
unintended generation of START or STOP conditions.
b. Time that the cbus must be free before a new transaction can start.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 51
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Timing and AC Characteristics
Figure 14: BSC Interface Timing Diagram
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 52
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Mechanical Information
Section 4: Mechanical Information
Figure 15: 32-Pin QFN Package
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 53
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Mechanical Information
Figure 16: 40-pin QFN Package
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 54
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Mechanical Information
Figure 17: 64-pin FBGA Package
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 55
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Mechanical Information
Tape Reel and Packaging Specifications
Table 24: BCM20730 5 × 5 × 1 mm QFN, 32-Pin Tape Reel Specifications
Parameter
Value
Quantity per reel
Reel diameter
Hub diameter
Tape width
2500 pieces
13 inches
7 inches
12 mm
Tape pitch
8 mm
Table 25: BCM20730 6 × 6 × 1 mm QFN, 40-Pin Tape Reel Specifications
Value
Parameter
Quantity per reel
Reel diameter
Hub diameter
Tape width
4000 pieces
13 inches
4 inches
16 mm
Tape pitch
12 mm
Table 26: BCM20730 7 × 7 × 0.8 mm WFBGA, 64-Pin Tape Reel Specifications
Value
Parameter
Quantity per reel
Reel diameter
Hub diameter
Tape width
2500 pieces
13 inches
4 inches
16 mm
Tape pitch
12 mm
The top left corner of the BCM20730 package is situated near the sprocket holes, as shown in Figure 18.
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 56
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Mechanical Information
Figure 18: Pin 1 Orientation
Pin 1: Top left corner of package toward sprocket holes
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 57
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Ordering Information
Section 5: Ordering Information
Table 27: Ordering Information
Part Number
Package
Ambient Operating Temperature
BCM20730A2KML2G
BCM20730A2KMLG
BCM20730A2KFBG
BCM20730A1KML2G
BCM20730A1KMLG
BCM20730A1KFBG
32-pin QFN
40-pin QFN
64-pin BGA
32-pin QFN
40-pin QFN
64-pin BGA
0°C to 70°C
0°C to 70°C
0°C to 70°C
0°C to 70°C
0°C to 70°C
0°C to 70°C
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 58
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Acronyms and Abbreviations
Appendix A: Acronyms and Abbreviations
The following list of acronyms and abbreviations may appear in this document.
Term
Description
ADC
AFH
AHB
APB
APU
analog-to-digital converter
adaptive frequency hopping
advanced high-performance bus
advanced peripheral bus
audio processing unit
ARM7TDMI-S™ Acorn RISC Machine 7 Thumb instruction, Debugger, Multiplier, Ice, Synthesizable
BSC
BTC
COEX
DFU
DMA
EBI
Broadcom Serial Control
Bluetooth controller
coexistence
device firmware update
direct memory access
external bus interface
Host Control Interface
high voltage
HCI
HV
IDC
IF
initial digital calibration
intermediate frequency
interrupt request
IRQ
JTAG
LCU
LDO
LHL
LPO
LV
Joint Test Action Group
link control unit
low drop-out
lean high land
low power oscillator
LogicVision™
MIA
PCM
PLL
multiple interface agent
pulse code modulation
phase locked loop
power management unit
power-on reset
PMU
POR
PWM
QD
RAM
RF
pulse width modulation
quadrature decoder
random access memory
radio frequency
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 59
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Acronyms and Abbreviations
Term
Description
ROM
RX/TX
SPI
read-only memory
receive, transmit
serial peripheral interface
software
SW
UART
UPI
WD
universal asynchronous receiver/transmitter
µ-processor interface
watchdog
BROADCOM
®
September 9, 2013 • 20730-DS108-R
Page 60
BROADCOM CONFIDENTIAL
BCM20730 Data Sheet
Broadcom® Corporation reserves the right to make changes without further notice to any products
or data herein to improve reliability, function, or design.
Information furnished by Broadcom Corporation is believed to be accurate and reliable. However,
Broadcom Corporation does not assume any liability arising out of the application or use of this
information, nor the application or use of any product or circuit described herein, neither does it
convey any license under its patent rights nor the rights of others.
®
BROADCOM CORPORATION
5300 California Avenue
Irvine, CA 92617
Phone: 949-926-5000
Fax: 949-926-5203
E-mail: info@broadcom.com
Web: www.broadcom.com
© 2013 by BROADCOM CORPORATION. All rights reserved.
20730-DS108-R
September 9, 2013
相关型号:
©2020 ICPDF网 联系我们和版权申明