PA05 [CIRRUS]
Power Operational Amplifier; 功率运算放大器型号: | PA05 |
厂家: | CIRRUS LOGIC |
描述: | Power Operational Amplifier |
文件: | 总5页 (文件大小:206K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
PA05 • PA05A
ProductInnova tionFrom
Power Operational Amplifier
FEATURES
•ꢀHIGHꢀINTERNALꢀDISSIPATIONꢀ—ꢀ250ꢀWATTS
•ꢀHIGHꢀVOLTAGE,ꢀHIGHꢀCURRENTꢀ—ꢀ100V,ꢀ30A
•ꢀHIGHꢀSLEWꢀRATEꢀ—ꢀ100V/µS
•ꢀ4ꢀWIREꢀCURRENTꢀLIMITꢀSENSING
•ꢀLOWꢀDISTORTION
•ꢀEXTERNALꢀSHUTDOWNꢀCONTROL
•ꢀOPTIONALꢀBOOSTꢀVOLTAGEꢀINPUTS
•ꢀEVALUATIONꢀKITꢀ—ꢀSEEꢀEK09
12-PINꢀPOWERꢀDIP
PACKAGEꢀSTYLEꢀCR
The JEDEC MO-127 12-pin Power Dip™ package (see
Package Outlines) is hermetically sealed and isolated from
the internal circuits.The use of compressible thermal washers
and/orimpropermountingtorquewillvoidtheproductwarranty.
Please see “General Operating Considerations”.
APPLICATIONS
•ꢀLINEARꢀANDꢀROTARYꢀMOTORꢀDRIVES
•ꢀsonarꢀtransducerꢀdriver
•ꢀYOKE/MAGNETICꢀFIELDꢀEXCITATION
•ꢀPROGRAMMABLEꢀPOWERꢀSUPPLIESꢀTOꢀ±45V
•ꢀAUDIOꢀUPꢀTOꢀ500W
TYPICAL APPLICATION
The high power bandwidth of the PA05 allows driving sonar
transducersviaaresonantcircuitincludingthetransducerand
a matching transformer. The load circuit appears resistive to
the PA05. Control logic turns off the amplifier's output during
shutdown.
DESCRIPTION
The PA05 is a high voltage MOSFET power operational
amplifier that extends the performance limits of power ampli-
fiers in slew rate and power bandwidth, while maintaining high
current and power dissipation ratings.
R
f
The PA05 is a highly flexible amplifier.The shutdown control
feature allows the output stage to be turned off for standby
operation or load protection during fault conditions. Boost
voltage inputs allow the small signal portion of the amplifier to
operate at a higher voltage than the high current output stage.
The amplifier is then biased to achieve close linear swings to
the supply rails at high currents for extra efficient operation.
External compensation tailors slew rate and bandwidth per-
formance to user needs. A four wire sense technique allows
precision current limiting without the need to consider internal
or external milliohm parasitic resistance in the output line.The
output stage is protected by thermal limiting circuits above
junction temperatures of 175°C.
CONTROL
LOGIC
R
ULTRA-
SONIC
DRIVE
i
1
2
12
7
PA05
R
CL
11
10
TUNED
TRANSFORMER
EXTERNAL CONNECTIONS
EQUIVALENTꢀSCHEMATIC
–INPUT
SHUTDOWN
SHUTDOWN
12
8
+Vs
1
12
11
10
9
+INPUT
CURRENT LIMIT
2
9
COMP
D1
4
CURRENT LIMIT
+VBOOST
+VBOOST
3
TOP
VIEW
Q8
R C
CC
COMP
4
5
6
Q1
Q13
Q4
Q5
D6
D9
8
*
Q12
Q16
+SUPPLY
–VBOOST
COMP
3
OUT
7
7
D5
Q18
OUTPUT
*
Q10
Q22
–SUPPLY
Q14
ILIM
11
Q17
D20
–IN
1
10
ILIM
Q24
PHASE COMPENSATION
Q25
D19
Q21
BIAS
Gain
1
>3
CC
RC
+IN
2
Q29
D27
D31
470pF
220pF
82pF
120Ω
120Ω
120Ω
Q30
Q33
≥10
D4
–VBOOST
5
CC RATED FOR FULL SUPPLY VOLTAGE
*See BOOST OPERATION paragraph.
6
–Vs
Copyright © Cirrus Logic, Inc. 2009
(All Rights Reserved)
MAY 2009
APEX − PA05UREVJ
http://www.cirrus.com
P r o d u c t I n n o v a t i o n F r o m
PA05 • PA05A
SUPPLY VOLTAGE, +VS to –VS
BOOST VOLTAGE
100V
ABSOLUTEꢀMAXIMUMꢀRATINGS
SUPPLY VOLTAGE +20V
OUTPUT CURRENT, continuous within SOA
POWER DISSIPATION, internal
INPUT VOLTAGE, differential
30A
250W
20V
INPUT VOLTAGE, common mode
TEMPERATURE, pin solder - 10s
TEMPERATURE, junction2
VB
300°C
175°C
TEMPERATURE, storage
OPERATING TEMPERATURE RANGE, case
–65 to +150°C
–55 to +125°C
SPECIFICATIONS
PARAMETER
PA05
TYP
PA05A
TYP
TEST CONDITIONS1
MIN
MAX
MIN
MAX
UNITS
INPUT
OFFSET VOLTAGE, initial
OFFSET VOLTAGE, vs. temperature
OFFSET VOLTAGE, vs. supply
OFFSET VOLTAGE, vs. power
BIAS CURRENT, initial
5
20
10
30
10
.01
10
1011
13
10
50
30
2
10
*
10
5
*
5
5
30
*
mV
µV/°C
µV/V
µV/W
pA
pA/V
pA
Full temperature range
Full temperature range
50
50
20
20
BIAS CURRENT, vs. supply
OFFSET CURRENT, initial
INPUT IMPEDANCE, DC
INPUT CAPACITANCE
*
*
Ω
pF
COMMON MODE VOLTAGE RANGE
COMMON MODE REJECTION, DC
INPUT NOISE
Full temperature range
VB–8
90
*
*
V
dB
µVrms
Full temp. range, VCM
=
20V
100
10
*
*
100KHz BW, RS = 1KΩ
GAIN
OPEN LOOP, @ 15Hz
GAIN BANDWIDTH PRODUCT
POWER BANDWIDTH
Full temperature range, CC = 82pF
R = 10Ω
94
102
3
400
*
*
*
*
dB
MHz
kHz
RL = 4Ω, V = 80VP-P, A = –10
CCL = 82pF,OR = 120Ω V
PHASE MARGIN
Full temperatCure range, CC = 470pF
60
*
°
OUTPUT
VOLTAGE SWING
VOLTAGE SWING
CURRENT, peak
SETTLING TIME to .1%
SLEW RATE
IO = 20A
VBOOST = Vs + 5V, IO = 30A
V –9.5 V –8.7
*
*
*
*
*
V
V
A
µs
V/µs
nF
Ω
VSS–5.8 VSS–5.0
30
A = +1, 10V step, R = 4Ω
AVV = –10, CC = 82pF,LRC = 120Ω
Full temperature range, AV = +1
I = 0, No load, 2MHz
2.5
*
*
80
100
CAPACITIVE LOAD
RESISTANCE
2.2
*
*
5
2
*
*
IOO = 1A, 2MHz
Ω
POWER SUPPLY
VOLTAGE
CURRENT, quiescent, boost supply
CURRENT, quiescent, total
CURRENT, quiescent, total, shutdown
Full temperature range
15
45
46
90
46
50
56
120
56
*
*
*
*
*
*
*
*
V
mA
mA
mA
THERMAL
RESISTANCE, AC, junction to case3
RESISTANCE, DC, junction to case
RESISTANCE, junction to air4
TEMPERATURE RANGE, case
Full temperature range, F>60Hz
Full temperature range, F<60Hz
Full temperature range
.3
.4
12
.4
.5
*
*
*
*
*
°C/W
°C/W
°C/W
°C
Meets full range specification
–25
85
*
*
NOTES:
*
The specification of PA05A is identical to the specification for PA05 in applicable column to the left.
1. Unless otherwise noted: TC = 25°C, CC = 470pF, RC = 120 ohms. DC input specifications are value given. Power supply volt-
age is typical rating.
V
= VS.
2. Long term operation at BthOOeSTmaximum junction temperature will result in reduced product life. Derate internal power dissipation to
achieve high MTTF. For guidance, refer to the heatsink data sheet.
3. Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz.
4. The PA05 must be used with a heatsink or the quiescent power may drive the unit to junction temperatures higher than 150°C.
The PA05 is constructed from MOSFET transistors. ESD handling procedures must be observed.
CAUTION
The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or
subject to temperatures in excess of 850°C to avoid generating toxic fumes.
2
PA05U
P r o d u c t I n n o v a t i o n F r o m
PA05 • PA05A
POWER DERATING
POWER SUPPLY REJECTION
SLEW RATE vs. COMP
250
200
150
100
100
80
60
40
20
80
60
40
100
50
0
20
0
0
25
50
75
100 125 150
10 100 1K 10K 100K 1M 10M
FREQUENCY F (Hz)
100
200
300
400
500
CASE TEMPERATURE, TC (°C)
EXT. COMPENSATION CAPACITOR CC (pF)
SMALL SIGNAL RESPONSE
PHASE RESPONSE
OUTPUT VOLTAGE SWING
100
0
–45
12
RL = 8Ω
RC = 120Ω
CC = 82pf
80
60
40
10
8
CC = 82pf
C
C = 220pf
CC = 470pf
–90
CC = 470pf
CC = 220pf
CC = 470pf
CC = 220pf
C = 82pf
–135
6
C
–180
–225
20
0
4
2
RL = 8Ω
RC = 120Ω
10 100 1K 10K 100K 1M 10M
FREQUENCY, F (Hz)
10 100 1K 10K 100K 1M 10M
FREQUENCY, F (Hz)
0
5
10
15
20
25
30
OUTPUT CURRENT, IO (A)
COMMON MODE REJECTION
PULSE RESPONSE
CURRENT LIMIT
7.5
130
100
AV = +1
CC = 470pF
120
110
100
90
5
80
60
40
2.5
0
–2.5
–5
80
70
60
20
0
–7.5
10
100
1K
10K 100K
1M
0
5
10
15
20
25
30
–50 –25
0
25 50
75 100 125
FREQUENCY, F (Hz)
TIME, t (µs)
CASE TEMPERATURE, TC (°C)
HARMONIC DISTORTION
QUIESCENT CURRENT
POWER RESPONSE
.2
100
1.2
1.1
1.0
AV = 10
RL = 2Ω
.1
60
40
CC = 82pF, RC = 120Ω
VS = 31V
.05
20
10
.02
.01
PO = 1W
.005
6
4
.9
.8
.002
.001
2
30 100 300 1K
3K 10K 30K
20
40
60
80
100
40K 100K
.4M
1M
4M
FREQUENCY, f (Hz)
TOTAL SUPPLY VOLTAGE, VS (V)
FREQUENCY, F (Hz)
PA05U
3
P r o d u c t I n n o v a t i o n F r o m
PA05 • PA05A
The output stage thermal protection circuit engages when
GENERAL
junctiontemperaturesreachapproximately175C.Ifthecondition
remains that caused the shutdown, the amplifier may oscillate
in and out of shutdown, creating high peak power stresses
reducing the reliability of the device.
Please read Application Note 1 "General Operating Con-
siderations" which covers stability, supplies, heat sinking,
mounting, current limit, SOA interpretation, and specification
interpretation. Visit www.cirrus.com for design tools that help
automatetaskssuchascalculationsforstability,internalpower
dissipation, current limit; heat sink selection; Apex Precision
Power’scompleteApplicationNoteslibrary;TechnicalSeminar
Workbook; and Evaluation Kits.
SHUTDOWNꢀOPERATION
To disable the output stage, pin 12 is connected to ground
via relay contacts or via an electronic switch. The switching
device must be capable of sinking 2mA to complete shutdown
and capable of standing off the supply voltage +VS. See Figure
2 for suggested circuits.
CURRENT LIMIT
The two current limit sense lines are to be connected directly
across the current limit sense resistor. For the current limit to
workcorrectly,pin11mustbeconnectedtotheamplifieroutput
side and pin 10 connected to the load side of the current limit
resistor,RCL,as shown in Figure 1. This connection will bypass
any parasitic resistances, RP formed by sockets and solder
joints as well as internal amplifier losses. The current limiting
resistormaynotbeplacedanywhereintheoutputcircuitexcept
where shown in Figure 1. If current limiting is not used, pins 10
and 11 must be tied to pin 7.
–LOGIC
K1
12
SHUTDOWN
A
The value of the current limit resistor can be calculated as
follows:
12
SHUTDOWN
–LOGIC
B
Rf
Q1
470Ω
10
R
i
1
2
11
CL
R
R
FIGURE 2. SHUTDOWN OPERATION
P
CL
7
INPUT
CL
PA05
From an internal circuitry standpoint, shutdown is just a
special case of current limit where the allowed output current
is zero. As with current limit, however, a small current does
flow in the output during shutdown. A load impedance of 100
ohms or less is required to insure the output transistors are
turned off. Note that even though the output transistors are off
the output pin is not open circuited because of the shutdown
operating current.
R
L
ILIMIT = .7/RCL
FIGURE 1. CURRENT LIMIT
SAFEꢀOPERATINGꢀAREAꢀ(SOA)
The MOSFET output stage of this power operational ampli-
fier has two distinct limitations:
BOOSTꢀOPERATION
1. The current handling capability of the MOSFET geometry
and the wire bonds.
2. The junction temperature of the output MOSFETs.
WiththeVBOOST feature, thesmallsignalstagesoftheampli-
fier are operated at higher supply voltages than the amplifier’s
high current output stage. +VBOOST (pin 9), and –VBOOST (pin
5) are connected to the small signal circuitry of the amplifier.
+VS (pin 8) and –VS (pin 6) are connected to the high current
output stage. An additional 5V on the VBOOST pins is sufficient
to allow the small signal stages to drive the output transistors
into saturation and improve the output voltage swing for extra
efficient operation when required. When close swings to the
supply rails is not required the +VBOOST and +VS pins must be
strappedtogetheraswellasthe–VBOOST and–VS pins.Theboost
voltage pins must not be at a voltage lower than the VS pins.
NOTE: The output stage is protected against transient fly-
back. However, for protection against sustained, high energy
flyback, external fast-recovery diodes should be used.
SOA
30
t = 200ms
DC
T
15
12
9
C
= 25°C
DC
T
6
C
= 125°C
COMPENSATION
3
The external compensation components CC and RC are con-
nected to pins 3 and 4. Unity gain stability can be achieved
at any compensation capacitance greater than 470 pF with at
least 60 degrees of phase margin.At higher gains, more phase
shift can be tolerated in most designs and the compensation
capacitance can accordingly be reduced, resulting in higher
bandwidth and slew rate. Use the typical operating curves as
a guide to select CC and RC for the application.
1.5
1.2
.9
.6
.3
1
2
3
4 5
10
20 30 40 50
100
SUPPLY TO OUTPUT DIFFERENTIAL (V)
4
PA05U
P r o d u c t I n n o v a t i o n F r o m
PA05 • PA05A
ContACting CiRRUs LogiC sUPPoRt
For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America.
For inquiries via email, please contact apex.support@cirrus.com.
International customers can also request support by contacting their local Cirrus Logic Sales Representative.
To find the one nearest to you, go to www.cirrus.com
IMPORTANT NOTICE
Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject
to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant
information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale
supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus
for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third
parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights,
copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives con-
sent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent
does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-
ERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE
SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PROD-
UCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUS-
TOMER’S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE
CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES,
BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL
LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.
Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc.
All other brand and product names in this document may be trademarks or service marks of their respective owners.
PA05U
5
相关型号:
©2020 ICPDF网 联系我们和版权申明