AT49F2048-90TC [ATMEL]
2-Megabit 128K x 16 5-volt Only CMOS Flash Memory; 2兆位128K ×16的5伏只有CMOS闪存
| 型号： | AT49F2048-90TC |
| 厂家： | 
ATMEL |
| 描述： | 2-Megabit 128K x 16 5-volt Only CMOS Flash Memory |
| 文件： | 总11页 (文件大小：210K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Features
• Single Voltage Operation
– 5V Read
– 5V Reprogramming
• Fast Read Access Time - 70 ns
• Internal Erase/Program Control
• Sector Architecture
– One 8K Words (16K bytes) Boot Block with Programming Lockout
– Two 8K Words (16K bytes) Parameter Blocks
– One 104K Words (208K bytes) Main Memory Array Block
• Fast Sector Erase Time - 10 seconds
• Word-By-Word Programming - 50 µs/Word
• Hardware Data Protection
• DATA Polling For End Of Program Detection
• Low Power Dissipation
– 50 mA Active Current
– 300 µA CMOS Standby Current
• Typical 10,000 Write Cycles
2-Megabit
(128K x 16)
5-volt Only
CMOS Flash
Memory
Description
The AT49F2048 is a 5-volt-only, 2 megabit Flash Memory organized as 128K words
of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology,
the device offers access times to 70 ns with power dissipation of just 275 mW. When
deselected, the CMOS standby current is less than 300 µA.
AT49F2048
To allow for simple in-system reprogrammability, the AT49F2048 does not require
high input voltages for programming. Five-volt-only commands determine the read
and programming operation of the device. Reading data out of the device is similar to
(continued)
Pin Configurations
Pin Name
A0 - A16
CE
Function
Addresses
Chip Enable
Output Enable
Write Enable
Reset
OE
WE
RESET
SOIC (SOP)
Data
I/O0 - I/O15
NC
Inputs/Outputs
No Connect
TSOP Top View
Type 1
0568D-A–9/97
reading from an EPROM; it has standard CE, OE, and WE
inputs to avoid bus connection. The AT49F2048 is a 5-volt-
only, 2 megabit Flash Memory organized as 128K words
contention. Reprogramming the AT49F2048 is performed
by first erasing a block of data and then programming on a
word-by-word basis.
The device has the capability to protect the data in the boot
block; this feature is enabled by a command sequence.
Once the boot block programming lockout feature is
enabled, the data in the boot block cannot be changed
when input levels of 5.5 volts or less are used. The typical
number of program and erase cycles is in excess of 10,000
cycles.
The device is erased by executing the erase command
sequence; the device internally controls the erase opera-
tion. The memory is divided into three blocks for erase
operations. There are two 8K word parameter block sec-
tions and one sector consisting of the boot block and the
main memory array block. The AT49F2048 is programmed
on a word-by-word basis.
The optional 8K word boot block section includes a repro-
gramming lock out feature to provide data integrity. The
boot sector is designed to contain user secure code, and
when the feature is enabled, the boot sector is protected
from being reprogrammed.
Block Diagram
Device Operation
READ: The AT49F2048 is accessed like an EPROM.
When CE and OE are low and WE is high, the data stored
at the memory location determined by the address pins is
asserted on the outputs. The outputs are put in the high
impedance state whenever CE or OE is high. This dual-line
control gives designers flexibility in preventing bus conten-
tion.
tions used in the command sequences are not affected by
entering the command sequences.
RESET: A RESET input pin is provided to ease some sys-
tem applications. When RESET is at a logic high level, the
device is in its standard operating mode. A low level on the
RESET input halts the present device operation and puts
the outputs of the device in a high impedance state. When
a high level is reasserted on the RESET pin, the device
returns to the Read or Standby mode, depending upon the
state of the control inputs. By applying a 12V ± 0.5V input
signal to the RESET pin the boot block array can be repro-
grammed even if the boot block program lockout feature
has been enabled (see Boot Block Programming Lockout
Override section).
COMMAND SEQUENCES: When the device is first pow-
ered on it will be reset to the read or standby mode
depending upon the state of the control line inputs. In order
to perform other device functions, a series of command
sequences are entered into the device. The command
sequences are shown in the Command Definitions table
(I/O8 - I/O15 are don't care inputs for the command codes).
The command sequences are written by applying a low
pulse on the WE or CE input with CE or WE low (respec-
tively) and OE high. The address is latched on the falling
edge of CE or WE, whichever occurs last. The data is
latched by the first rising edge of CE or WE. Standard
microprocessor write timings are used. The address loca-
ERASURE: Before a word can be reprogrammed, it must
be erased. The erased state of the memory bits is a logical
“1”. The entire device can be erased at one time by using a
6-byte software code.
AT49F2048
2
AT49F2048
After the software chip erase has been initiated, the device
will internally time the erase operation so that no external
clocks are required. The maximum time needed to erase
5.5V or less are used. Data in the main memory block can
still be changed through the regular programming method.
To activate the lockout feature, a series of six program
commands to specific addresses with specific data must be
performed. Please refer to the Command Definitions table.
the whole chip is tEC
.
CHIP ERASE: If the boot block lockout has been enabled,
the Chip Erase function is disabled; sector erases for the
parameter blocks and main memory block will still operate.
After the full chip erase the device will return back to read
mode. Any command during chip erase will be ignored.
BOOT BLOCK LOCKOUT DETECTION: A software
method is available to determine if programming of the boot
block section is locked out. When the device is in the soft-
ware product identification mode (see Software Product
Identification Entry and Exit sections) a read from address
location 00002H will show if programming the boot block is
locked out. If the data on I/O0 is low, the boot block can be
programmed; if the data on I/O0 is high, the program lock-
out feature has been enabled and the block cannot be pro-
grammed. The software product identification exit code
should be used to return to standard operation.
SECTOR ERASE: As an alternative to a full chip erase,
the device is organized into three sectors that can be indi-
vidually erased. There are two 8K word parameter block
sections and one sector consisting of the boot block and
the main memory array block. The Sector Erase command
is a six bus cycle operation. The sector address is latched
on the falling WE edge of the sixth cycle while the 30H data
input command is latched at the rising edge of WE. The
sector erase starts after the rising edge of WE of the sixth
cycle. The erase operation is internally controlled; it will
automatically time to completion. When the boot block pro-
gramming lockout feature is not enabled, the boot block
and the main memory block will erase together (from the
same sector erase command). Once the boot region has
been protected, only the main memory array sector will
erase when its sector erase command is issued.
BOOT BLOCK PROGRAMMING LOCKOUT OVER-
RIDE: The user can override the boot block programming
lockout by taking the RESET pin to 12 volts. By doing this
protected boot block data can be altered through a chip
erase, sector erase or word programming. When the
RESET pin is brought back to TTL levels the boot block
programming lockout feature is again active.
PRODUCT IDENTIFICATION: The product identification
mode identifies the device and manufacturer as Atmel. It
may be accessed by hardware or software operation. The
hardware operation mode can be used by an external pro-
grammer to identify the correct programming algorithm for
the Atmel product.
WORD PROGRAMMING: Once a memory block is
erased, it is programmed (to a logical “0”) on a word-by-
word basis. Programming is accomplished via the internal
device command register and is a 4 bus cycle operation.
The device will automatically generate the required internal
program pulses.
For details, see Operating Modes (for hardware operation)
or Software Product Identification. The manufacturer and
device code is the same for both modes.
Any commands written to the chip during the embedded
programming cycle will be ignored. If a hardware reset hap-
pens during programming, the data at the location being
programmed will be corrupted. Please note that a data “0”
cannot be programmed back to a “1”; only erase operations
can convert “0”s to “1”s. Programming is completed after
the specified tBP cycle time. The DATA polling feature may
also be used to indicate the end of a program cycle.
DATA POLLING: The AT49F2048 features DATA polling
to indicate the end of a program cycle. During a program
cycle an attempted read of the last byte loaded will result in
the complement of the loaded data on I/O7. Once the pro-
gram cycle has been completed, true data is valid on all
outputs and the next cycle may begin. During a chip or sec-
tor erase operation, an attempt to read the device will give
a “0” on I/O7. Once the program or erase cycle has com-
pleted, true data will be read from the device. DATA polling
may begin at any time during the program cycle.
BOOT BLOCK PROGRAMMING LOCKOUT: The device
has one designated block that has a programming lockout
feature. This feature prevents programming of data in the
designated block once the feature has been enabled. The
size of the block is 8K words. This block, referred to as the
boot block, can contain secure code that is used to bring up
the system. Enabling the lockout feature will allow the boot
code to stay in the device while data in the rest of the
device is updated. This feature does not have to be acti-
vated; the boot block's usage as a write protected region is
optional to the user. The address range of the boot block is
00000H to 01FFFH.
TOGGLE BIT: In addition to DATA polling the AT49F2048
provides another method for determining the end of a pro-
gram or erase cycle. During a program or erase operation,
successive attempts to read data from the device will result
in I/O6 toggling between one and zero. Once the program
cycle has completed, I/O6 will stop toggling and valid data
will be read. Examining the toggle bit may begin at any time
during a program cycle.
HARDWARE DATA PROTECTION: Hardware features
protect against inadvertent programs to the AT49F2048 in
the following ways: (a) VCC sense: if VCC is below 3.8V
Once the feature is enabled, the data in the boot block can
no longer be erased or programmed when input levels of
3
(typical), the program function is inhibited. (b) VCC power
on delay: once VCC has reached the VCC sense level, the
device will automatically time out 10 ms (typical) before
programming. (c) Program inhibit: holding any one of OE
low, CE high or WE high inhibits program cycles. (d) Noise
filter: pulses of less than 15 ns (typical) on the WE or CE
inputs will not initiate a program cycle.
(1)
Command Definition (in Hex)
1st Bus
Cycle
2nd Bus
Cycle
3rd Bus
Cycle
4th Bus
Cycle
5th Bus
Cycle
6th Bus
Cycle
Command
Sequence
Bus
Cycles
Addr
Data
DOUT
AA
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read
1
6
6
4
Addr
5555
5555
5555
Chip Erase
Sector Erase
Word Program
2AAA
2AAA
2AAA
55
55
55
5555
5555
5555
80
80
A0
5555
5555
Addr
AA
AA
DIN
2AAA
2AAA
55
55
5555
10
30
AA
SA(4)(5)
AA
Boot Block
Lockout(2)
6
3
3
1
5555
5555
5555
xxxx
AA
AA
AA
F0
2AAA
2AAA
2AAA
55
55
55
5555
5555
5555
80
90
F0
5555
AA
2AAA
55
5555
40
Product ID
Entry
Product ID
Exit(3)
Product ID
Exit(3)
Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex)
2. The 8K word boot sector has the address range 00000H to 01FFFH.
3. Either one of the Product ID Exit commands can be used.
4. SA = sector addresses:
SA = 03XXX for PARAMETER BLOCK 1
SA = 05XXX for PARAMETER BLOCK 2
SA = 1FXXX for MAIN MEMORY ARRAY
5. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase
together (from the same sector erase command). Once the boot region has been protected, only the main memory array
sector will erase when its sector erase command is issued.
Absolute Maximum Ratings*
Temperature Under Bias................................ -55°C to +125°C
Storage Temperature..................................... -65°C to +150°C
All Input Voltages
(including NC Pins)
with Respect to Ground...................................-0.6V to +6.25V
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
All Output Voltages
with Respect to Ground............................ -0.6V to VCC + 0.6V
Voltage on OE
with Respect to Ground...................................-0.6V to +13.5V
AT49F2048
4
AT49F2048
DC and AC Operating Range
AT49F2048-70
0°C - 70°C
AT49F2048-90
AT49F2048-12
0°C - 70°C
Com.
0°C - 70°C
-40°C - 85°C
5V ± 10%
Operating
Temperature (Case)
Ind.
-40°C - 85°C
5V ± 10%
-40°C - 85°C
5V ± 10%
V
Power Supply
CC
Operating Modes
Mode
CE
OE
WE
RESET
Ai
I/O
Read
V
V
V
V
V
V
V
V
V
V
Ai
Ai
X
D
D
IL
IL
IL
IH
IH
IH
IH
IH
IH
IH
OUT
IN
(2)
Program/Erase
V
V
IH
IL
(1)
Standby/Write Inhibit
Program Inhibit
Program Inhibit
Output Disable
Reset
V
X
X
High Z
IH
X
X
V
IH
X
X
X
V
X
IL
V
X
X
High Z
High Z
IH
X
V
X
IL
Product Identification
(3)
(3)
A1 - A16 = VIL, A9 = V ,
(4)
H
Manufacturer Code
A0 = V
IL
Hardware
V
V
V
V
V
IL
IL
IH
IH
IH
A1 - A16 = V , A9 = V ,
(4)
IL
H
Device Code
A0 = V
IH
(4)
A0 = VIL, A1 - A16 = V
Manufacturer Code
IL
(5)
Software
(4)
A0 = V , A1 - A16 = V
Device Code
IH
IL
Notes: 1. X can be VIL or VIH.
2. Refer to AC Programming Waveforms.
3. VH = 12.0V ± 0.5V.
4. Manufacturer Code: 1FH, Device Code: 82H
5. See details under Software Product Identification Entry/Exit.
DC Characteristics
Symbol Parameter
Condition
Min
Max
Units
µA
µA
µA
mA
mA
V
I
I
I
I
I
Input Load Current
V
= 0V to V
CC
10
10
300
3
LI
IN
Output Leakage Current
V
= 0V to V
CC
LO
I/O
V
V
V
Standby Current CMOS
Standby Current TTL
Active Current
CE = V - 0.3V to V
CC CC
SB1
SB2
CC
CC
CC
CE = 2.0V to V
CC
(1)
CC
f = 5 MHz; I
= 0 mA
50
0.8
OUT
V
V
V
V
V
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
IL
2.0
V
IH
I
I
I
= 2.1 mA
.45
V
OL
OL
OH
OH
= -400 µA
= -100 µA; V = 4.5V
2.4
4.2
V
OH1
OH2
Output High Voltage CMOS
V
CC
Note:
1. In the erase mode, ICC is 90 mA.
5
AC Read Characteristics
AT49F2048-70 AT49F2048-90 AT49F2048-12
Symbol Parameter
Min
Max
70
Min
Max
90
Min
Max
120
120
50
Units
ns
t
t
t
t
Address to Output Delay
CE to Output Delay
ACC
(1)
70
90
ns
CE
(2)
OE to Output Delay
35
0
0
40
0
0
ns
OE
(3)(4)
DF
CE or OE to Output Float
0
0
25
25
30
ns
Output Hold from OE, CE
or Address, whichever occurred first
t
0
0
ns
OH
(1)(2)(3)(4)
AC Read Waveforms
ADDRESS
ADDRESS VALID
CE
tCE
tOE
OE
tDF
tOH
tACC
HIGHZ
OUTPUT
VALID
OUTPUT
Notes: 1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC
2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address
change without impact on tACC
.
.
3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF).
4. This parameter is characterized and is not 100% tested.
Input Test Waveforms and Measurement Level
Output Test Load
tR, tF < 5 ns
Pin Capacitance
(f = 1 MHz, T = 25°C)(1)
Typ
4
Max
6
Units
pF
Conditions
VIN = 0V
CIN
COUT
8
12
pF
VOUT = 0V
Note:
1. This parameter is characterized and is not 100% tested.
AT49F2048
6
AT49F2048
AC Word Load Characteristics
Symbol
Parameter
Min
10
50
0
Max
Units
ns
t
AS, tOES
Address, OE Set-up Time
Address Hold Time
tAH
tCS
tCH
tWP
tDS
ns
Chip Select Set-up Time
Chip Select Hold Time
Write Pulse Width (WE or CE)
Data Set-up Time
ns
0
ns
100
50
10
100
ns
ns
t
DH, tOEH Data, OE Hold Time
ns
tWPH
Write Pulse Width High
ns
AC Word Load Waveforms
WE Controlled
OE
ADDRESS
CE
t
t
t
OES
OEH
CH
t
t
t
AH
AS
CS
WE
t
t
WPH
t
DH
WP
t
DS
DATA IN
CE Controlled
OE
t
t
t
OES
OEH
CH
ADDRESS
WE
t
t
AH
AS
t
CS
CE
t
t
WPH
t
DH
WP
t
DS
DATA IN
7
Program Cycle Characteristics
Symbol Parameter
Min
Max
Units
µs
tBP
Word Programming Time
Address Set-up Time
Address Hold Time
Data Set-up Time
50
tAS
10
50
ns
tAH
tDS
tDH
tWP
tWPH
tEC
ns
50
ns
Data Hold Time
10
ns
Write Pulse Width
Write Pulse Width High
Erase Cycle Time
100
100
ns
ns
10
seconds
Program Cycle Waveforms
PROGRAM CYCLE
OE
CE
t
t
t
t
t
BP
WP
WPH
DH
WE
t
t
AS
AH
A0-A16
DATA
5555
2AAA
5555
ADDRESS
5555
DS
INPUT
DATA
AA
55
A0
AA
Sector or Chip Erase Cycle Waveforms
(1)
OE
CE
t
t
t
WP
WPH
WE
A0-A16
DATA
t
t
AS
AH
DH
5555
2AAA
5555
5555
2AAA
Note 2
t
t
DS
EC
AA
WORD 0
55
80
AA
55
WORD 4
Note 3
WORD 5
WORD 1
WORD 2
WORD 3
Notes: 1. OE must be high only when WE and CE are both low.
2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See
note 4 under command definitions.)
3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.
AT49F2048
8
AT49F2048
(1)
Data Polling Characteristics
Symbol Parameter
Min
10
Typ
Max
Units
ns
tDH
Data Hold Time
tOEH
tOE
OE Hold Time
10
ns
OE to Output Delay(2)
ns
tWR
Write Recovery Time
0
ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
Data Polling Waveforms
WE
CE
t
OEH
OE
t
t
t
WR
DH
OE
HIGH Z
I/O7
A0-A16
An
An
An
An
An
(1)
Toggle Bit Characteristics
Symbol Parameter
Min
10
Typ
Max
Units
ns
tDH
Data Hold Time
tOEH
tOE
tOEHP
tWR
OE Hold Time
10
ns
OE to Output Delay(2)
ns
OE High Pulse
150
0
ns
Write Recovery Time
ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
(1)(2)(3)
Toggle Bit Waveforms
WE
CE
t
t
OEH
OEHP
t
OE
t
t
WR
DH
OE
HIGH Z
I/O6
Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit. The tOEHP specification must be met by the toggling
input(s).
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.
9
Software Product
Identification Entry
Boot Block Lockout
(1)
(1)
Enable Algorithm
LOAD DATA AA
TO
LOAD DATA AA
TO
ADDRESS 5555
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 80
TO
ADDRESS 5555
LOAD DATA 90
TO
LOAD DATA AA
TO
ADDRESS 5555
ADDRESS 5555
ENTER PRODUCT
IDENTIFICATION
LOAD DATA 55
TO
(2)(3)(5)
MODE
ADDRESS 2AAA
LOAD DATA 40
TO
ADDRESS 5555
Software Product
Identification Exit
(1)(6)
OR
LOAD DATA AA
TO
LOAD DATA F0
TO
PAUSE 1 second
ADDRESS 5555
ANY ADDRESS
Notes: 1. Data Format: I/O15 - I/O8 (Don’t Care);
I/O7 - I/O0 (Hex)
LOAD DATA 55
TO
ADDRESS 2AAA
EXIT PRODUCT
IDENTIFICATION
(4)
Address Format: A14 - A0 (Hex).
MODE
2. Boot block lockout feature enabled.
LOAD DATA F0
TO
ADDRESS 5555
EXIT PRODUCT
IDENTIFICATION
(4)
MODE
Notes: 1. Data Format: I/O15 - I/O8 (Don’t Care);
I/O7 - I/O0 (Hex)
Address Format: A14 - A0 (Hex).
2. A1 - A16 = VIL.
Manufacture Code is read for A0 = VIL;
Device Code is read for A0 = VIH.
3. The device does not remain in identification mode if
powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code: 1FH
Device Code: 82H
6. Either one of the Product ID Exit commands can be
used.
AT49F2048
10
AT49F2048
(1)
Ordering Information
tACC
ICC (mA)
(ns)
Active
Standby
Ordering Code
Package
Operation Range
70
50
0.3
AT49F2048-70RC
AT49F2048-70TC
44R
48T
Commercial
(0° to 70°C)
50
50
50
50
50
0.3
0.3
0.3
0.3
0.3
AT49F2048-70RI
AT49F2048-70TI
44R
48T
Industrial
(-40° to 85°C)
90
AT49F2048-90RC
AT49F2048-90TC
44R
48T
Commercial
(0° to 70°C)
AT49F2048-90RI
AT49F2048-90TI
44R
48T
Industrial
(-40° to 85°C)
120
AT49F2048-12RC
AT49F2048-12TC
44R
48T
Commercial
(0° to 70°C)
AT49F2048-12RI
AT49F2048-12TI
44R
48T
Industrial
(-40° to 85°C)
Note:
1. The AT49F2048 has as optional boot block feature. The part number shown in the Ordering Information table is for devices
with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher
address range should contact Atmel.
Package Type
44-Lead, 0.525" Wide, Plastic Gull-Wing Small Outline Package (SOIC/SOP)
48-Lead, Thin Small Outline Package (TSOP)
44R
48T
11
相关型号：
©2020 ICPDF网 联系我们和版权申明