AD7952 [ADI]
14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC; 14位， 1 MSPS ，差分可编程输入的PulSAR ADC
| 型号： | AD7952 |
| 厂家： | 
ADI |
| 描述： | 14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
| 文件： | 总32页 (文件大小：870K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
14-Bit, 1 MSPS, Differential,
Programmable Input PulSAR® ADC
AD7952
FEATURES
FUNCTIONAL BLOCK DIAGRAM
TEMP REFBUFIN REF REFGND VCC VEE DVDD DGND
Multiple pins/software-programmable input ranges
+5 V (10 V p-p), +10 V (20 V p-p), 5 V (20 V p-p),
10 V (40 V p-p)
Pins or serial SPI®-compatible input ranges/mode selection
Throughput
1 MSPS (warp mode)
800 kSPS (normal mode)
670 kSPS (impulse mode)
OVDD
AGND
AD7952
REF
OGND
AVDD
PDREF
PDBUF
IN+
AMP
SERIAL DATA
PORT
REF
SERIAL
CONFIGURATION
PORT
14
SWITCHED
CAP DAC
D[13:0]
SER/PAR
BYTESWAP
OB/2C
BUSY
IN–
PARALLEL
INTERFACE
CLOCK
14-bit resolution with no missing codes
INL: 0.3 LSB typical, 1 LSB maximum ( 61 ppm of FSR)
SNR: 85 dB @ 2 kHz
CNVST
PD
CONTROL LOGIC AND
CALIBRATION CIRCUITRY
RD
RESET
CS
iCMOS® process technology
5 V internal reference: typical drift 3 ppm/°C; TEMP output
No pipeline delay (SAR architecture)
Parallel (14- or 8-bit bus) and serial 5 V/3.3 V interface
SPI-/QSPI™-/MICROWIRE™-/DSP-compatible
Power dissipation
235 mW @ 1 MSPS
10 mW @ 1 kSPS
48-lead LQFP and 48-lead LFCSP (7 mm × 7 mm)
WARP IMPULSE BIPOLAR TEN
Figure 1.
Table 1. 48-Lead PulSAR Selection
100 to
500 to
570
(kSPS)
570 to
1000
(kSPS)
Res
250
>1000
kSPS
Input Type
(Bits) (kSPS)
Bipolar
14
14
AD7951
AD7952
Differential
Bipolar
APPLICATIONS
Process controls
Unipolar
16
AD7651
AD7660
AD7661
AD7653
AD7667
Medical instruments
High speed data acquisition
Digital signal processing
Instrumentation
AD7650
AD7652
AD7664
AD7666
Spectrum analysis
ATE
Bipolar
16
16
AD7610
AD7663
AD7665
AD7612
AD7671
Differential
Unipolar
AD7675
AD7676
AD7677 AD7621
AD7622
GENERAL DESCRIPTION
The AD7952 is a 14-bit, charge redistribution, successive
approximation register (SAR) architecture analog-to-digital
converter (ADC) fabricated on Analog Devices, Inc.’s iCMOS
high voltage process. The device is configured through hardware or
via a dedicated write-only serial configuration port for input
range and operating mode. The AD7952 contains a high speed
14-bit sampling ADC, an internal conversion clock, an internal
reference (and buffer), error correction circuits, and both serial
AD7623
Simultaneous/ 16
AD7654
AD7655
Multichannel
Unipolar
Differential
Unipolar
18
18
AD7678
AD7631
AD7679
AD7674 AD7641
AD7643
AD7634
Differential
Bipolar
CNVST
and parallel system interface ports. A falling edge on
samples the fully differential analog inputs on IN+ and IN−.
The AD7952 features four different analog input ranges and three
different sampling modes: warp mode for the fastest throughput,
normal mode for the fastest asynchronous throughput, and
impulse mode where power is scaled with throughput.
Operation is specified from −40°C to +85°C.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2007 Analog Devices, Inc. All rights reserved.
AD7952
TABLE OF CONTENTS
Features .............................................................................................. 1
Driver Amplifier Choice ........................................................... 21
Voltage Reference Input/Output .............................................. 22
Power Supplies............................................................................ 22
Conversion Control ................................................................... 23
Interfaces.......................................................................................... 24
Digital Interface.......................................................................... 24
Parallel Interface......................................................................... 24
Serial Interface............................................................................ 25
Master Serial Interface............................................................... 25
Slave Serial Interface .................................................................. 27
Hardware Configuration ........................................................... 29
Software Configuration............................................................. 29
Microprocessor Interfacing....................................................... 30
Application Information................................................................ 31
Layout Guidelines....................................................................... 31
Evaluating Performance ............................................................ 31
Outline Dimensions....................................................................... 32
Ordering Guide .......................................................................... 32
Applications....................................................................................... 1
General Description......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Timing Specifications .................................................................. 5
Absolute Maximum Ratings............................................................ 7
ESD Caution.................................................................................. 7
Pin Configuration and Function Descriptions............................. 8
Typical Performance Characteristics ........................................... 12
Terminology .................................................................................... 16
Theory of Operation ...................................................................... 17
Overview...................................................................................... 17
Converter Operation.................................................................. 17
Modes of Operation ................................................................... 18
Transfer Functions...................................................................... 18
Typical Connection Diagram ................................................... 18
Analog Inputs.............................................................................. 20
REVISION HISTORY
2/07—Revision 0: Initial Version
Rev. 0 | Page 2 of 32
AD7952
SPECIFICATIONS
AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = −15 V; VREF = 5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Conditions/Comments
Min
Typ
Max
Unit
RESOLUTION
14
Bits
ANALOG INPUTS
Differential Voltage Range, VIN
0 V to 5 V
(VIN+) − (VIN−
)
VIN = 10 V p-p
VIN = 20 V p-p
VIN = 20 V p-p
VIN = 40 V p-p
VIN+, VIN− to AGND
−VREF
+VREF
V
V
V
V
0 V to 10 V
−2 VREF
−2 VREF
−4 VREF
+2 VREF
+2 VREF
+4 VREF
5 V
10 V
Operating Voltage Range
0 V to 5 V
−0.1
−0.1
−5.1
−10.1
+5.1
V
V
V
V
0 V to 10 V
+10.1
+5.1
5 V
10 V
+10.1
Common-Mode Voltage Range
5 V
VIN+, VIN−
VREF/2 − 0.1
VREF − 0.2
−0.1
VREF/2
VREF
0
VREF/2 + 0.1
VREF + 0.2
+0.1
V
10 V
V
Bipolar Ranges
V
Analog Input CMRR
Input Current
fIN = 100 kHz
75
2201
dB
μA
VIN
=
5 V, 10 V @ 670 kSPS
Input Impedance
THROUGHPUT SPEED
Complete Cycle
See Analog Inputs section
In warp mode
1
μs
Throughput Rate
Time Between Conversions
Complete Cycle
In warp mode
1
1
MSPS
ms
In warp mode
1
In normal mode
In normal mode
In impulse mode
In impulse mode
1.25
800
1.49
670
μs
Throughput Rate
Complete Cycle
0
0
kSPS
μs
Throughput Rate
kSPS
DC ACCURACY
Integral Linearity Error2
No Missing Codes2
Differential Linearity Error2
Transition Noise
Zero Error (Unipolar or Bipolar)
Zero-Error Temperature Drift
Full-Scale Error (Unipolar or Bipolar)
Full-Scale Error Temperature Drift
Power Supply Sensitivity
AC ACCURACY
−1
14
−1
0.3
+1
LSB3
Bits
+1
LSB
0.55
1
LSB
−15
−20
+15
+20
LSB
ppm/°C
LSB
1
ppm/°C
LSB
AVDD = 5 V 5ꢀ
0.8
Dynamic Range
fIN = 2 kHz, −60 dB
fIN = 2 kHz
84.5
84.5
85.5
85.5
85.5
85.4
−105
102
45
dB4
dB
Signal-to-Noise Ratio, SNR
fIN = 20 kHz
fIN = 2 kHz
dB
Signal-to-(Noise + Distortion), SINAD
Total Harmonic Distortion
Spurious-Free Dynamic Range
−3 dB Input Bandwidth
Aperture Delay
83
dB
fIN = 2 kHz
dB
fIN = 2 kHz
dB
VIN = 0 V to 5 V
MHz
ns
2
Aperture Jitter
5
ps rms
ns
Transient Response
Full-scale step
500
Rev. 0 | Page 3 of 32
AD7952
Parameter
Conditions/Comments
PDREF = PDBUF = low
REF @ 25°C
Min
Typ
Max
Unit
INTERNAL REFERENCE
Output Voltage
Temperature Drift
Line Regulation
Long-Term Drift
Turn-On Settling Time
REFERENCE BUFFER
REFBUFIN Input Voltage Range
EXTERNAL REFERENCE
Voltage Range
Current Drain
TEMPERATURE PIN
Voltage Output
Temperature Sensitivity
Output Resistance
DIGITAL INPUTS
Logic Levels
4.965
5.000
3
5.035
V
–40°C to +85°C
AVDD = 5 V 5ꢀ
1000 hours
ppm/°C
ppm/V
ppm
ms
15
50
CREF = 22 μF
10
PDREF = high
2.4
2.5
2.6
V
PDREF = PDBUF = high
REF
4.75
5
AVDD + 0.1
V
1 MSPS throughput
200
μA
@ 25°C
311
1
mV
mV/°C
kΩ
4.33
VIL
−0.3
2.1
−1
+0.6
V
VIH
OVDD + 0.3
V
IIL
+1
+1
μA
μA
IIH
−1
DIGITAL OUTPUTS
Data Format
Pipeline Delay5
VOL
Parallel or serial 14-bit
ISINK = 500 μA
0.4
V
V
VOH
ISOURCE = −500 μA
OVDD − 0.6
POWER SUPPLIES
Specified Performance
AVDD
4.756
4.75
2.7
5
5
5.25
5.25
5.25
15.75
0
V
V
V
V
V
DVDD
OVDD
VCC
7
15
VEE
−15.75
−15
Operating Current7, 8
@ 1 MSPS throughput
AVDD
With Internal Reference
With Internal Reference Disabled
DVDD
20
18.5
7
mA
mA
mA
mA
mA
mA
mA
OVDD
0.5
4
VCC
VCC = 15 V, with internal reference buffer
VCC = 15 V
3
VEE
VEE = −15 V
2
Power Dissipation
@ 1 MSPS throughput
PDREF = PDBUF = low
PDREF = PDBUF = high
PD = high
With Internal Reference
With Internal Reference Disabled
In Power-Down Mode9
TEMPERATURE RANGE10
Specified Performance
235
215
10
260
240
mW
mW
μW
TMIN to TMAX
−40
+85
°C
1 With VIN = unipolar 5 V or unipolar 10 V ranges, the input current is typically 70 ꢁA. In all input ranges, the input current scales with throughput. See the Analog Inputs section.
2 Linearity is tested using endpoints, not best fit. All linearity is tested with an external 5 V reference.
3 LSB means least significant bit. All specifications in LSB do not include the error contributed by the reference.
4 All specifications in dB are referred to a full-scale range input, FSR. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified.
5 Conversion results are available immediately after completed conversion.
6 4.75 V or VREF − 0.1 V, whichever is larger.
7 Tested in parallel reading mode.
8 With internal reference, PDREF = PDBUF = low; with internal reference disabled, PDREF = PDBUF = high. With internal reference buffer, PDBUF = low.
9 With all digital inputs forced to OVDD.
10 Consult sales for extended temperature range.
Rev. 0 | Page 4 of 32
AD7952
TIMING SPECIFICATIONS
AVDD = DVDD = 5 V; OVDD = 2.7 V to 5.5 V; VCC = 15 V; VEE = −15 V; VREF = 5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol Min
Typ
Max
Unit
CONVERSION AND RESET (See Figure 34 and Figure 35)
Convert Pulse Width
Time Between Conversions
t1
t2
10
ns
Warp Mode/Normal Mode/Impulse Mode1
CNVST Low to BUSY High Delay
BUSY High All Modes (Except Master Serial Read After Convert)
Warp Mode/Normal Mode/Impulse Mode
Aperture Delay
1/1.25/1.49
ꢁs
ns
t3
t4
35
850/1100/1350
ns
ns
ns
t5
t6
t7
2
End of Conversion to BUSY Low Delay
Conversion Time
10
Warp Mode/Normal Mode/Impulse Mode
Acquisition Time
Warp Mode/Normal Mode/Impulse Mode
RESET Pulse Width
850/1100/1350
850/1100/1350
ns
t8
200
10
ns
ns
t9
PARALLEL INTERFACE MODES (See Figure 36 and Figure 38)
CNVST Low to DATA Valid Delay
Warp Mode/Normal Mode/Impulse Mode
DATA Valid to BUSY Low Delay
Bus Access Request to DATA Valid
Bus Relinquish Time
t10
ns
ns
ns
ns
t11
t12
t13
20
2
40
15
MASTER SERIAL INTERFACE MODES2 (See Figure 40 and Figure 41)
CS Low to SYNC Valid Delay
t14
t15
t16
t17
10
10
10
ns
ns
ns
CS Low to Internal SDCLK Valid Delay2
CS Low to SDOUT Delay
CNVST Low to SYNC Delay, Read During Convert
Warp Mode/Normal Mode/Impulse Mode
SYNC Asserted to SDCLK First Edge Delay
Internal SDCLK Period3
50/290/530
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t18
t19
t20
t21
t22
t23
t24
t25
t26
t27
t28
t29
3
30
15
10
4
5
5
45
Internal SDCLK High3
Internal SDCLK Low3
SDOUT Valid Setup Time3
SDOUT Valid Hold Time3
SDCLK Last Edge to SYNC Delay3
CS High to SYNC High-Z
10
10
10
CS High to Internal SDCLK High-Z
CS High to SDOUT High-Z
BUSY High in Master Serial Read After Convert3
CNVST Low to SYNC Delay, Read After Convert
Warp Mode/Normal Mode/Impulse Mode
SYNC Deasserted to BUSY Low Delay
See Table 4
710/950/1190
25
ns
ns
t30
Rev. 0 | Page 5 of 32
AD7952
Parameter
Symbol Min
Typ
Max
Unit
SLAVE SERIAL/SERIAL CONFIGURATION INTERFACE MODES2
(See Figure 43, Figure 44, and Figure 46)
External SDCLK, SCCLK Setup Time
External SDCLK Active Edge to SDOUT Delay
SDIN/SCIN Setup Time
t31
t32
t33
t34
t35
t36
t37
5
2
5
5
25
10
10
ns
ns
ns
ns
ns
ns
ns
18
SDIN/SCIN Hold Time
External SDCLK/SCCLK Period
External SDCLK/SCCLK High
External SDCLK/SCCLK Low
1 In warp mode only, the time between conversions is 1 ms; otherwise, there is no required maximum time.
2 In serial interface modes, the SYNC, SDSCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
3 In serial master read during convert mode. See Table 4 for serial master read after convert mode.
Table 4. Serial Clock Timings in Master Read After Convert Mode
DIVSCLK[1]
0
0
1
1
DIVSCLK[0]
Symbol
t18
t19
t19
t20
t21
t22
t23
t24
0
1
0
1
Unit
SYNC to SDCLK First Edge Delay Minimum
Internal SDCLK Period Minimum
Internal SDCLK Period Maximum
Internal SDCLK High Minimum
Internal SDCLK Low Minimum
SDOUT Valid Setup Time Minimum
SDOUT Valid Hold Time Minimum
SDCLK Last Edge to SYNC Delay Minimum
BUSY High Width Maximum
Warp Mode
3
20
60
90
30
25
20
8
20
120
180
60
55
20
35
35
20
ns
ns
ns
ns
ns
ns
ns
ns
30
45
12
10
4
240
360
120
115
20
5
5
90
90
7
t28
1.60
1.85
2.10
2.35
2.60
2.85
3.75
4.00
4.25
6.75
7.00
7.25
μs
μs
μs
Normal Mode
Impulse Mode
1.6mA
I
OL
TO OUTPUT
PIN
1.4V
2V
C
L
60pF
0.8V
tDELAY
tDELAY
500µA
I
OH
2V
2V
NOTES
0.8V
0.8V
1. IN SERIAL INTERFACE MODES, THE SYNC, SDCLK, AND
SDOUT ARE DEFINED WITH A MAXIMUM LOAD
C
OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.
L
Figure 2. Load Circuit for Digital Interface Timing,
SDOUT, SYNC, and SDCLK Outputs, CL = 10 pF
Figure 3. Voltage Reference Levels for Timing
Rev. 0 | Page 6 of 32
AD7952
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter
Analog Inputs/Outputs
IN+1, IN−1 to AGND
REF, REFBUFIN, TEMP,
REFGND to AGND
Ground Voltage Differences
AGND, DGND, OGND
Supply Voltages
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Rating
VEE − 0.3 V to VCC + 0.3 V
AVDD + 0.3 V to
AGND − 0.3 V
0.3 V
AVDD, DVDD, OVDD
AVDD to DVDD, AVDD to OVDD
DVDD to OVDD
−0.3 V to +7 V
7 V
7 V
ESD CAUTION
VCC to AGND, DGND
VEE to GND
Digital Inputs
–0.3 V to +16.5 V
+0.3 V to −16.5 V
−0.3 V to OVDD + 0.3 V
20 mA
PDREF, PDBUF
Internal Power Dissipation2
Internal Power Dissipation3
Junction Temperature
Storage Temperature Range
700 mW
2.5 W
125°C
−65°C to +125°C
1 See the Analog Inputs section.
2 Specification is for the device in free air: 48-Lead LQFP; θJA = 91°C/W,
θJC = 30°C/W.
3 Specification is for the device in free air: 48-Lead LFCSP; θJA = 26°C/W.
Rev. 0 | Page 7 of 32
AD7952
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
48 47 46 45 44 43 42 41 40 39 38 37
1
36
35
34
33
32
31
30
29
28
27
26
25
AGND
BIPOLAR
CNVST
PD
PIN 1
2
3
AVDD
AGND
4
BYTESWAP
OB/2C
RESET
CS
5
AD7952
TOP VIEW
(Not to Scale)
6
WARP
RD
7
IMPULSE
TEN
8
BUSY
SER/PAR
NC
9
D13/SCCS
D12/SCCLK
D11/SCIN
D10/HW/SW
10
11
12
NC
D0/DIVSCLK[0]
D1/DIVSCLK[1]
13 14 15 16 17 18 19 20 21 22 23 24
NC = NO CONNECT
Figure 4. Pin Configuration
Table 6. Pin Function Descriptions
Pin No. Mnemonic
Type1 Description
1, 3, 42 AGND
P
Analog Power Ground Pins. Ground reference point for all analog I/O. All analog I/O should be
referenced to AGND and should be connected to the analog ground plane of the system. In addition,
the AGND, DGND, and OGND voltages should be at the same potential.
2, 44
4
AVDD
BYTESWAP
P
DI
Analog Power Pins. Nominally 4.75 V to 5.25 V and decoupled with 10 ꢁF and 100 nF capacitors.
Parallel Mode Selection (8 Bit/14 Bit). When high, the LSB is output on D[15:8] and the MSB is output
on D[7:0]; when low, the LSB is output on D[7:0] and the MSB is output on D[15:8].
5
6
OB/2C
WARP
DI2
DI2
Straight Binary/Binary Twos Complement Output. When high, the digital output is straight binary.
When low, the MSB is inverted resulting in a twos complement output from its internal shift register.
Conversion Mode Selection. Used in conjunction with the IMPULSE input per the following.
Conversion Mode
Normal
WARP
Low
IMPULSE
Low
Impulse
Low
High
Warp
Normal
High
High
Low
High
See the Modes of Operation section for a more detailed description.
Conversion Mode Selection. See the WARP pin description in this table. See the Modes of Operation
section for a more detailed description.
7
8
IMPULSE
SER/PAR
DI2
DI
Serial/Parallel Selection Input.
When SER/PAR = low, the parallel mode is selected.
When SER/PAR = high, the serial modes are selected. Some bits of the data bus are used as a serial
port, and the remaining data bits are high impedance outputs.
9, 10
NC
DO
No Connect. Do not connect.
11, 12
D[0:1] or
DIVSCLK[0:1]
DI/O
In parallel mode, these outputs are used as Bit 0 and Bit 1 of the parallel port data output bus.
Serial Data Division Clock Selection. In serial master read after convert mode (SER/PAR = high,
EXT/INT = low, RDC/SDIN = low), these inputs can be used to slow down the internally generated serial
data clock that clocks the data output. In other serial modes, these pins are high impedance outputs.
Rev. 0 | Page 8 of 32
AD7952
Pin No. Mnemonic
Type1 Description
13
D2 or
DI/O
In parallel mode, this output is used as Bit 2 of the parallel port data output bus.
EXT/INT
Serial Data Clock Source Select. In serial mode, this input is used to select the internally generated
(master) or external (slave) serial data clock for the AD7952 output data.
When EXT/INT = low (master mode), the internal serial data clock is selected on SDCLK output.
When EXT/INT = high (slave mode), the output data is synchronized to an external clock signal (gated
by CS) connected to the SDCLK input.
14
D3 or
DI/O
In parallel mode, this output is used as Bit 3 of the parallel port data output bus.
INVSYNC
Serial Data Invert Sync Select. In serial master mode (SER/PAR = high, EXT/INT = low), this input is
used to select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
16
D4 or
INVSCLK
DI/O
DI/O
In parallel mode, this output is used as Bit 4 of the parallel port data output bus.
In all serial modes, invert SDCLK/SCCLK select. This input is used to invert both SDCLK and SCCLK.
When INVSCLK = low, the rising edge of SDCLK/SCCLK are used.
When INVSCLK = high, the falling edge of SDCLK/SCCLK are used.
In parallel mode, this output is used as Bit 5 of the parallel port data output bus.
D5 or
RDC or
Serial Data Read During Convert. In serial master mode (SER/PAR = high, EXT/INT = low), RDC is
used to select the read mode. Refer to the Master Serial Interface section.
When RDC = low, the current result is read after conversion. Note the maximum throughput is
not attainable in this mode.
When RDC = high, the previous conversion result is read during the current conversion.
SDIN
Serial Data In. In serial slave mode (SER/PAR = high, EXT/INT = high), SDIN can be used as a data input
to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data
level on SDIN is output on SDOUT with a delay of 16 SDCLK periods after the initiation of the read sequence.
17
18
19
20
21
OGND
OVDD
DVDD
DGND
P
Input/Output Interface Digital Power Ground. Ground reference point for digital outputs. Should
be connected to the system digital ground ideally at the same potential as AGND and DGND.
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host
interface 2.5 V, 3 V, or 5 V and decoupled with 10 ꢁF and 100 nF capacitors.
Digital Power. Nominally at 4.75 V to 5.25 V and decoupled with 10 ꢁF and 100 nF capacitors. Can
be supplied from AVDD.
Digital Power Ground. Ground reference point for digital outputs. Should be connected to system
digital ground ideally at the same potential as AGND and OGND.
P
P
P
D6 or
DO
In parallel mode, this output is used as Bit 6 of the parallel port data output bus.
SDOUT
Serial Data Output. In all serial modes, this pin is used as the serial data output synchronized to SDCLK.
Conversion results are stored in an on-chip register. The AD7952 provides the conversion result,
MSB first, from its internal shift register. The data format is determined by the logic level of OB/2C.
When EXT/INT = low (master mode), SDOUT is valid on both edges of SDCLK.
When EXT/INT = high (slave mode):
When INVSCLK = low, SDOUT is updated on SDCLK rising edge.
When INVSCLK = high, SDOUT is updated on SDCLK falling edge.
22
23
D7 or
SDCLK
DI/O
DO
In parallel mode, this output is used as Bit 7 of the parallel port data output bus.
Serial Data Clock. In all serial modes, this pin is used as the serial data clock input or output,
dependent on the logic state of the EXT/INT pin. The active edge where the data SDOUT is
updated depends on the logic state of the INVSCLK pin.
D8 or
SYNC
In parallel mode, this output is used as Bit 8 of the parallel port data output bus.
Serial Data Frame Synchronization. In serial master mode (SER/PAR = high, EXT/INT= low), this
output is used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while
the SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while
the SDOUT output is valid.
Rev. 0 | Page 9 of 32
AD7952
Pin No. Mnemonic
Type1 Description
24
D9 or
DO
In parallel mode, this output is used as Bit 9 of the parallel port data output bus.
RDERROR
Serial Data Read Error. In serial slave mode (SER/PAR = high, EXT/INT = high), this output is used as
an incomplete data read error flag. If a data read is started and not completed when the current
conversion is completed, the current data is lost and RDERROR is pulsed high.
25
D10 or
DI/O
In parallel mode, this output is used as Bit 10 of the parallel port data output bus.
HW/SW
Serial Configuration Hardware/Software Select. In serial mode, this input is used to configure
the AD7952 by hardware or software. See the Hardware Configuration section and Software
Configuration section.
When HW/SW = low, the AD7952 is configured through software using the serial configuration register.
When HW/SW = high, the AD7952 is configured through dedicated hardware input pins.
26
27
D11 or
SCIN
DI/O
DI/O
In parallel mode, this output is used as Bit 11 of the parallel port data output bus.
Serial Configuration Data Input. In serial software configuration mode (SER/PAR = high, HW/SW = low),
this input is used to serially write in, MSB first, the configuration data into the serial configuration
register. The data on this input is latched with SCCLK. See the Software Configuration section.
D12 or
SCCLK
In parallel mode, this output is used as Bit 12 of the parallel port data output bus.
Serial Configuration Clock. In serial software configuration mode (SER/PAR = high, HW/SW = low), this
input is used to clock in the data on SCIN. The active edge where the data SCIN is updated depends
on the logic state of the INVSCLK pin. See the Software Configuration section.
28
29
D13 or
SCCS
DI/O
DO
In parallel mode, this output is used as Bit 13 of the parallel port data output bus.
Serial Configuration Chip Select. In serial software configuration mode (SER/PAR = high, HW/SW = low),
this input enables the serial configuration port. See the Software Configuration section.
Busy Output. Transitions high when a conversion is started and remains high until the conversion
is completed and the data is latched into the on-chip shift register. The falling edge of BUSY can be
used as a data-ready clock signal. Note that in master read after convert mode (SER/PAR = high,
EXT/INT = low, RDC = low), the busy time changes according to Table 4.
BUSY
30
TEN
DI2
Input Range Select. Used in conjunction with BIPOLAR per the following.
Input Range (V)
BIPOLAR
Low
Low
High
High
TEN
Low
High
Low
High
0 to 5
0 to 10
5
10
31
32
RD
CS
DI
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.
Chip Select. When CS and RD are both low, the interface parallel or serial output bus is enabled. CS
is also used to gate the external clock in slave serial mode (not used for serial configurable port).
33
34
35
RESET
PD
DI
Reset Input. When high, reset the AD7952. Current conversion, if any, is aborted. The falling edge of
RESET resets the data outputs to all zeros (with OB/2C = high) and clears the configuration register.
See the Digital Interface section. If not used, this pin can be tied to OGND.
Power-Down Input. When PD = high, powers down the ADC. Power consumption is reduced and
conversions are inhibited after the current one is completed. The digital interface remains active
during power-down.
Conversion Start. A falling edge on CNVST puts the internal sample-and-hold into the hold state and
initiates a conversion.
Input Range Select. See description for Pin 30.
Reference Input/Output. When PDREF/PDBUF = low, the internal reference and buffer are enabled,
producing 5 V on this pin. When PDREF/PDBUF = high, the internal reference and buffer are disabled,
allowing an externally supplied voltage reference up to AVDD volts. Decoupling with at least a 22 ꢁF
capacitor is required with or without the internal reference and buffer. See the Reference Decoupling
section.
DI2
CNVST
DI
36
37
BIPOLAR
REF
DI2
AI/O
38
REFGND
AI
Reference Input Analog Ground. Connected to analog ground plane.
Rev. 0 | Page 10 of 32
AD7952
Pin No. Mnemonic
Type1 Description
39
IN−
AI
Analog Input. Referenced to IN+.
In the 0 V to 5 V input range, IN− is between 0 V and VREF V centered about VREF/2. In the 0 V to
10 V range, IN− is between 0 V and 2 VREF V centered about VREF
.
In the 5 V and 10 V ranges, IN− is true bipolar up to 2 VREF V ( 5 V range) or 4 VREF V ( 10 V range)
and centered about 0 V.
In all ranges, IN− must be driven 180° out of phase with IN+.
40
41
43
VCC
VEE
IN+
P
P
AI
High Voltage Positive Supply. Normally 7 V to 15 V.
High Voltage Negative Supply. Normally 0 V to −15 V (0 V in unipolar ranges).
Analog Input. Referenced to IN−.
In the 0 V to 5 V input range, IN+ is between 0 V and VREF V centered about VREF/2. In the 0 V to
10 V range, IN+ is between 0 V and 2 VREF V centered about VREF
.
In the 5 V and 10 V ranges, IN+ is true bipolar up to 2 VREF V ( 5 V range) or 4 VREF V ( 10 V range)
and centered about 0 V.
In all ranges, IN+ must be driven 180° out of phase with IN−.
45
46
47
48
TEMP
AO
AI
Temperature Sensor Analog Output. When the internal reference is enabled (PDREF = PDBUF = low),
this pin outputs a voltage proportional to the temperature of the AD7952. See the Temperature Sensor
section.
Reference Buffer Input. When using an external reference with the internal reference buffer
(PDBUF = low, PDREF = high), applying 2.5 V on this pin produces 5 V on the REF pin.
See the Single-to-Differential Driver section.
Internal Reference Power-Down Input.
When low, the internal reference is enabled.
When high, the internal reference is powered down, and an external reference must be used.
Internal Reference Buffer Power-Down Input.
REFBUFIN
PDREF
DI
DI
PDBUF
When low, the buffer is enabled (must be low when using internal reference).
When high, the buffer is powered down.
1 AI = analog input; AI/O = bidirectional analog; AO = analog output; DI = digital input; DI/O = bidirectional digital; DO = digital output; P = power.
2
PAR
In serial configuration mode (SER/
SW
= high, HW/
= low), this input is programmed with the serial configuration register, and this pin is a don’t care. See the
Hardware Configuration section and Software Configuration section.
Rev. 0 | Page 11 of 32
AD7952
TYPICAL PERFORMANCE CHARACTERISTICS
AVDD = DVDD = 5 V; OVDD = 5 V; VCC = 15 V; VEE = −15 V; VREF = 5 V; TA = 25°C.
1.0
1.0
POSITIVE INL = +0.15
NEGATIVE INL = –0.15
POSITIVE DNL = +0.27
NEGATIVE DNL = –0.27
0.5
0.5
0
0
–0.5
–1.0
–0.5
–1.0
0
4096
8192
12288
16384
0
4096
8192
12288
16384
CODE
CODE
Figure 5. Integral Nonlinearity vs. Code
Figure 8. Differential Nonlinearity vs. Code
250
200
180
160
140
120
100
80
NEGATIVE INL
POSITIVE INL
NEGATIVE DNL
POSITIVE DNL
200
150
100
50
60
40
20
0
0
–1.0 –0.8 –0.6 –0.4 –0.2
0
0.2
0.4
0.6
0.8
1.0
–1.0 –0.8 –0.6 –0.4 –0.2
0
0.2
0.4
0.6
0.8
1.0
INL DISTRIBUTION (LSB)
DNL DISTRIBUTION (LSB)
Figure 6. Integral Nonlinearity Distribution (239 Devices)
Figure 9. Differential Nonlinearity Distribution (239 Devices)
300000
140000
132052
129068
261120
120000
100000
80000
60000
40000
20000
0
250000
200000
150000
100000
50000
0
0
0
0
0
0
0
0
0
1FFF
2000
2001
2002
2003
8192
8193
8194
8195
8196
8197
CODE IN HEX
CODE IN HEX
Figure 7. Histogram of 261,120 Conversions of a DC Input
at the Code Center
Figure 10. Histogram of 261,120 Conversions of a DC Input
at the Code Transition
Rev. 0 | Page 12 of 32
AD7952
0
–20
86.5
86.0
85.5
85.0
fS = 1000kSPS
fIN = 19.94kHz
SNR = 85.4dB
THD = –107dB
SFDR = 116dB
SINAD = 85.4dB
–40
SNR
–60
–80
SINAD
–100
–120
–140
–160
0
100
200
300
400
500
–60
–50
–40
–30
–20
–10
0
FREQUENCY (kHz)
INPUT LEVEL (dB)
Figure 11. FFT 20 kHz
Figure 14. SNR and SINAD vs. Input Level (Referred to Full Scale)
14.5
14.3
14.1
13.9
13.7
13.5
88
–70
120
110
100
90
–80
–90
86
84
82
80
78
SFDR
THD
SNR
SINAD
–100
–110
–120
–130
ENOB
THIRD
HARMONIC
80
SECOND
HARMONIC
70
60
100
1
10
100
1
10
FREQUENCY (kHz)
FREQUENCY (kHz)
Figure 12. SNR, SINAD, and ENOB vs. Frequency
Figure 15. THD, Harmonics, and SFDR vs. Frequency
86.0
85.5
85.0
84.5
84.0
86.0
85.5
85.0
84.5
84.0
0V TO 5V
0V TO 5V
0V TO 10V
±5V
0V TO 10V
±5V
±10V
±10V
–55
–35
–15
5
25
45
65
85
105
125
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 13. SNR vs. Temperature
Figure 16. SINAD vs. Temperature
Rev. 0 | Page 13 of 32
AD7952
124
122
120
118
116
114
112
110
108
106
–96
–100
–104
–108
–112
–116
0V TO 5V
0V TO 10V
±5V
0V TO 5V
0V TO 10V
±5V
±10V
±10V
–120
–55
–35
–15
5
25
45
65
85
105
125
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 17. THD vs. Temperature
Figure 20. SFDR vs. Temperature (Excludes Harmonics)
1.5
1.0
0.5
0
5.008
5.006
5.004
5.002
5.000
4.998
4.996
NEGATIVE
FULL-SCALE ERROR
POSITIVE
FULL-SCALE ERROR
–0.5
–1.0
ZERO ERROR
–1.5
–55
–35
–15
5
25
45
65
85
105
125
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 18. Zero Error, Positive and Negative Full-Scale Error vs. Temperature
Figure 21. Typical Reference Voltage Output vs. Temperature (3 Devices)
60
50
40
30
20
10
0
100000
AVDD, WARP/NORMAL
10000
DVDD, ALL MODES
1000
100
AVDD, IMPULSE
10
VCC +15V
VEE –15V
ALL MODES
1
0.1
OVDD, ALL MODES
0.01
0.001
PDREF = PDBUF = HIGH
0
1
2
3
4
5
6
7
8
10
100
1000
10000
100000
1000000
SAMPLING RATE (SPS)
REFERENCE DRIFT (ppm/°C)
Figure 19. Reference Voltage Temperature Coefficient Distribution (247 Devices)
Figure 22. Operating Currents vs. Sample Rate
Rev. 0 | Page 14 of 32
AD7952
50
45
40
35
30
25
20
15
10
5
700
600
500
400
300
200
100
0
PD = PDBUF = PDREF = HIGH
OVDD = 2.7V @ 85°C
OVDD = 2.7V @ 25°C
VEE = –15V
VCC = +15V
DVDD
OVDD
AVDD
OVDD = 5V @ 85°C
OVDD = 5V @ 25°C
0
0
50
100
(pF)
150
200
–55
–35
–15
5
25
45
65
85
105
TEMPERATURE (°C)
C
L
Figure 23. Power-Down Operating Currents vs. Temperature
Figure 24. Typical Delay vs. Load Capacitance CL
Rev. 0 | Page 15 of 32
AD7952
TERMINOLOGY
Least Significant Bit (LSB)
Total Harmonic Distortion (THD)
The least significant bit, or LSB, is the smallest increment that
can be represented by a converter. For a fully differential input
ADC with N bits of resolution, the LSB expressed in volts is
THD is the ratio of the rms sum of the first five harmonic
components to the rms value of a full-scale input signal and is
expressed in decibels.
VINp-p
LSB (V) =
2N
Signal-to-(Noise + Distortion) Ratio (SINAD)
SINAD is the ratio of the rms value of the actual input signal to
the rms sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc. The value for
SINAD is expressed in decibels.
Integral Nonlinearity Error (INL)
Linearity error refers to the deviation of each individual code
from a line drawn from negative full scale through positive full
scale. The point used as negative full scale occurs a ½ LSB
before the first code transition. Positive full scale is defined as a
level 1½ LSBs beyond the last code transition. The deviation is
measured from the middle of each code to the true straight line.
Spurious-Free Dynamic Range (SFDR)
The difference, in decibels (dB), between the rms amplitude of
the input signal and the peak spurious signal.
Effective Number of Bits (ENOB)
Differential Nonlinearity Error (DNL)
ENOB is a measurement of the resolution with a sine wave
input. It is related to SINAD and is expressed in bits by
In an ideal ADC, code transitions are 1 LSB apart. Differential
nonlinearity is the maximum deviation from this ideal value. It
is often specified in terms of resolution for which no missing
codes are guaranteed.
ENOB = [(SINADdB − 1.76)/6.02]
Aperture Delay
Aperture delay is a measure of the acquisition performance
Bipolar Zero Error
CNVST
measured from the falling edge of the
input to when
The difference between the ideal midscale input voltage (0 V)
and the actual voltage producing the midscale output code.
the input signal is held for a conversion.
Transient Response
Unipolar Offset Error
The time required for the AD7952 to achieve its rated accuracy
after a full-scale step function is applied to its input.
The first transition should occur at a level ½ LSB above analog
ground. The unipolar offset error is the deviation of the actual
transition from that point.
Reference Voltage Temperature Coefficient
Reference voltage temperature coefficient is derived from the
typical shift of the output voltage at 25°C on a sample of parts at
Full-Scale Error
The last transition (from 111…10 to 111…11) should occur for
an analog voltage 1½ LSB below the nominal full scale. The full-
scale error is the deviation in LSB (or % of full-scale range) of
the actual level of the last transition from the ideal level and
includes the effect of the offset error. Closely related is the gain
error (also in LSB or % of full-scale range), which does not
include the effects of the offset error.
the maximum and minimum reference output voltage (VREF
)
measured at TMIN, T (25°C), and TMAX. It is expressed in ppm/°C as
V
REF (Max)–VREF (Min)
TCVREF (ppm/°C) =
×106
V
REF (25°C) × (TMAX –TMIN
)
where:
V
V
V
REF (Max) = maximum VREF at TMIN, T (25°C), or TMAX.
Dynamic Range
REF (Min) = minimum VREF at TMIN, T (25°C), or TMAX
.
Dynamic range is the ratio of the rms value of the full scale to
the rms noise measured for an input typically at −60 dB. The
value for dynamic range is expressed in decibels.
REF (25°C) = VREF at 25°C.
TMAX = +85°C.
MIN = –40°C.
Signal-to-Noise Ratio (SNR)
T
SNR is the ratio of the rms value of the actual input signal to the
rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in decibels.
Rev. 0 | Page 16 of 32
AD7952
THEORY OF OPERATION
IN+
AGND
LSB
SWITCHES
CONTROL
SW+
MSB
8192C 4096C
4C
4C
2C
2C
C
C
C
C
BUSY
REF
CONTROL
LOGIC
COMP
REFGND
OUTPUT
CODE
8192C
MSB
4096C
SW–
LSB
CNVST
AGND
IN–
Figure 25. ADC Simplified Schematic
OVERVIEW
CONVERTER OPERATION
The AD7952 is a very fast, low power, precise, 14-bit ADC using
successive approximation, capacitive digital-to-analog (CDAC)
converter architecture.
The AD7952 is a successive approximation ADC based on a
charge redistribution DAC. Figure 25 shows the simplified
schematic of the ADC. The CDAC consists of two identical
arrays of 16 binary weighted capacitors, which are connected
to the two comparator inputs.
The AD7952 can be configured at any time for one of four input
ranges and conversion mode with inputs in parallel and serial
hardware modes or by a dedicated write-only, SPI-compatible
interface via a configuration register in serial software mode.
The AD7952 uses Analog Devices’ patented iCMOS high
voltage process to accommodate 0 V to +5 V, 0 V to +10 V,
5 V, and 10 V input ranges without the use of conventional
thin films. Only one acquisition cycle, t8, is required for the inputs
to latch to the correct configuration. Resetting or power cycling
is not required for reconfiguring the ADC.
During the acquisition phase, terminals of the array tied to the
comparator’s input are connected to AGND via SW+ and SW−.
All independent switches are connected to the analog inputs.
Therefore, the capacitor arrays are used as sampling capacitors
and acquire the analog signal on IN+ and IN− inputs. A
conversion phase is initiated once the acquisition phase is
CNVST
completed and the
input goes low. When the
conversion phase begins, SW+ and SW− are opened first. The
two capacitor arrays are then disconnected from the inputs and
connected to the REFGND input. Therefore, the differential
voltage between the inputs (IN+ and IN−) captured at the end
of the acquisition phase is applied to the comparator inputs,
causing the comparator to become unbalanced. By switching
each element of the capacitor array between REFGND and REF,
the comparator input varies by binary weighted voltage steps
(VREF/2, VREF/4 through VREF/16,384). The control logic toggles
these switches, starting with the MSB first, to bring the
comparator back into a balanced condition.
The AD7952 features different modes to optimize performance
according to the applications. It is capable of converting
1,000,000 samples per second (1 MSPS) in warp mode, 800 kSPS
in normal mode, and 670 kSPS in impulse mode.
The AD7952 provides the user with an on-chip, track-and-hold,
successive approximation ADC that does not exhibit any
pipeline or latency, making it ideal for multiple, multiplexed
channel applications.
For unipolar input ranges, the AD7952 typically requires three
supplies: VCC, AVDD (which can supply DVDD), and OVDD
(which can be interfaced to either 5 V, 3.3 V, or 2.5 V digital
logic). For bipolar input ranges, the AD7952 requires the use of
the additional VEE supply.
After the completion of this process, the control logic generates
the ADC output code and brings the BUSY output low.
The device is housed in Pb-free, 48-lead LQFP or tiny,
48-lead LFCSP (7 mm × 7 mm) that combines space savings
with flexibility. In addition, the AD7952 can be configured as
either a parallel or a serial SPI-compatible interface.
Rev. 0 | Page 17 of 32
AD7952
MODES OF OPERATION
TRANSFER FUNCTIONS
The AD7952 features three modes of operation: warp, normal,
and impulse. Each of these modes is more suitable to specific
applications. The mode is configured with the input pins, WARP
and IMPULSE, or via the configuration register. See Table 6 for
the pin details and the Hardware Configuration section and
Software Configuration section for programming the mode
selection with either pins or configuration register. Note that
when using the configuration register, the WARP and IMPULSE
inputs are don’t cares and should be tied to either high or low.
2C
Using the OB/ digital input or via the configuration register,
the AD7952 offers two output codings: straight binary and twos
complement. See Figure 26 and Table 7 for the ideal transfer
characteristic and digital output codes for the different analog
input ranges, VIN. Note that when using the configuration
2C
register, the OB/ input is a don’t care and should be tied to
either high or low.
111...111
111...110
111...101
Warp Mode
Setting WARP = high and IMPULSE = low allows the fastest
conversion rate up to 1 MSPS. However, in this mode, the full
specified accuracy is guaranteed only when the time between
conversions does not exceed 1 ms. If the time between two
consecutive conversions is longer than 1 ms (after power-up),
the first conversion result should be ignored because in warp mode,
the ADC performs a background calibration during the SAR
conversion process. This calibration can drift if the time between
conversions exceeds 1 ms, thus causing the first conversion to
appear offset. This mode makes the AD7952 ideal for applications
where both high accuracy and fast sample rate are required.
000...010
000...001
000...000
–FSR + 1 LSB
+FSR – 1 LSB
+FSR – 1.5 LSB
ANALOG INPUT
–FSR
–FSR + 0.5 LSB
Figure 26. ADC Ideal Transfer Function
Normal Mode
TYPICAL CONNECTION DIAGRAM
Setting WARP = IMPULSE = low or WARP = IMPULSE = high
allows the fastest mode (800 kSPS) without any limitation on
time between conversions. This mode makes the AD7952 ideal
for asynchronous applications, such as data acquisition systems,
where both high accuracy and fast sample rate are required.
Figure 27 shows a typical connection diagram for the AD7952
using the internal reference, serial data, and serial configuration
interfaces. Different circuitry from that shown in Figure 27 is
optional and is discussed in the following sections.
Impulse Mode
Setting WARP = low and IMPULSE = high uses the lowest power
dissipation mode and allows power saving between conversions.
The maximum throughput in this mode is 670 kSPS, and in this
mode, the ADC powers down circuits after conversion, making
the AD7952 ideal for battery-powered applications.
Table 7. Output Codes and Ideal Input Voltages
VREF = 5 V
Digital Output Code
V
IN = 0 V to 5 V
VIN = 0 V to 10 V
(20 V p-p)
VIN
=
5 V
VIN = 10 V
Description
FSR − 1 LSB
FSR − 2 LSB
Midscale + 1 LSB
Midscale
Midscale − 1 LSB
−FSR + 1 LSB
−FSR
(10 V p-p)
4.999695 V
4.999390 V
2.500610 V
2.5 V
2.499390 V
610.4 μV
0 V
(20 V p-p)
+4.999389 V
+4.998779 V
+1.228 mV
0 V
−1.228 mV
−4.999389 V
−5 V
(40 V p-p)
+9.998779 V
+9.997558 V
+2.442 mV
0 V
−2.442 mV
−9.998779 V
−10 V
Straight Binary
0x3FFF1
0x3FFE
0x2001
0x2000
0x1FFF
0x0001
0x00002
Twos Complement
0x1FFF1
0x1FFE
0x0001
0x0000
0x3FFF
0x2001
0x20002
9.999389 V
9.998779 V
5.000610 V
5.000000 V
4.999389 V
1.228 mV
0 V
1 This is also the code for overrange analog input (VIN+ − VIN− above VREF − VREFGND).
2 This is also the code for overrange analog input (VIN+ − VIN− below VREF − VREFGND).
Rev. 0 | Page 18 of 32
AD7952
DIGITAL
SUPPLY (5V)
NOTE 5
DIGITAL
10Ω
INTERFACE
SUPPLY
ANALOG
SUPPLY (5V)
(2.5V, 3.3V, OR 5V)
10µF
100nF
10µF
10µF
100nF
100nF
AVDD AGND DGND
VCC
DVDD
OVDD
OGND
®
MicroConverter
/
+7V TO +15.75V
MICROPROCESSOR/
DSP
SUPPLY
BUSY
100nF
10µF
10µF
SDCLK
SDOUT
SERIAL
PORT 1
100nF
SCCLK
–7V TO –15.75V
SUPPLY
SERIAL
PORT 2
VEE
REF
SCIN
NOTE 6
NOTE 3
SCCS
C
REF
22µF
REFBUFIN
REFGND
NOTE 7
NOTE 4
33Ω
100nF
D
CNVST
AD7952
OB/2C
NOTE 2
U1
OVDD
ANALOG
INPUT+
SER/PAR
15Ω
IN+
HW/SW
BIPOLAR
C
2.7nF
C
TEN
WARP
CLOCK
IMPULSE
IN–
NOTE 3
NOTE 2
U1
ANALOG
INPUT–
PDREF PDBUF
PD
RD
CS RESET
15Ω
C
2.7nF
C
DGND
AGND
NOTE 1
NOTE 8
NOTES
1. ANALOG INPUTS ARE DIFFERENTIAL (ANTIPHASE). SEE ANALOG INPUTS SECTION.
2. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.
3. THE CONFIGURATION SHOWN IS USING THE INTERNAL REFERENCE. SEE VOLTAGE REFERENCE INPUT/OUTPUT SECTION.
4. A 22µF CERAMIC CAPACITOR (X5R, 1206 SIZE) IS RECOMMENDED (FOR EXAMPLE, PANASONIC ECJ4YB1A226M).
SEE VOLTAGE REFERENCE INPUT/OUTPUT SECTION.
5. OPTIONAL, SEE POWER SUPPLIES SECTION.
6. THE VCC AND VEE SUPPLIES SHOULD BE VCC = [VIN(MAX) + 2V] AND VEE = [VIN(MIN) – 2V] FOR BIPOLAR INPUT RANGES.
FOR UNIPOLAR INPUT RANGES, VEE CAN BE 0V. SEE POWER SUPPLIES SECTION.
7. OPTIONAL LOW JITTER CNVST, SEE CONVERSION CONTROL SECTION.
8. A SEPARATE ANALOG AND DIGITAL GROUND PLANE IS RECOMMENDED, CONNECTED TOGETHER DIRECTLY UNDER THE ADC.
SEE LAYOUT GUIDELINES SECTION.
Figure 27. Typical Connection Diagram Shown with Serial Interface and Serial Programmable Port
Rev. 0 | Page 19 of 32
AD7952
For instance, by using IN− to sense a remote signal ground,
ground potential differences between the sensor and the local
ADC ground are eliminated.
ANALOG INPUTS
Input Range Selection
In parallel mode and serial hardware mode, the input range is
selected by using the BIPOLAR (bipolar) and TEN (10 V range)
inputs. See Table 6 for pin details and the Hardware
Configuration section and Software Configuration section for
programming the mode selection with either pins or the
configuration register. Note that when using the configuration
register, the BIPOLAR and TEN inputs are don’t cares and
should be tied high or low.
100
90
80
70
60
50
40
30
20
10
0
Input Structure
Figure 28 shows an equivalent circuit for the input structure of
the AD7952.
0V TO 5V
RANGE ONLY
1
10
100
1000
10000
AVDD
VCC
FREQUENCY (kHz)
D1
D2
D3
C
Figure 29. Analog Input CMRR vs. Frequency
R
IN
IN
IN+ OR IN–
VEE
During the acquisition phase for ac signals, the impedance of
the analog inputs, IN+ and IN−, can be modeled as a parallel
combination of Capacitor CPIN and the network formed by
the series connection of RIN and CIN. CPIN is primarily the pin
capacitance. RIN is typically 70 Ω and is a lumped component
comprised of serial resistors and the on resistance of the
switches. CIN is primarily the ADC sampling capacitor and
depending on the input range selected is typically 48 pF in the
0 V to +5 V range, typically 24 pF in the 0 V to +10 V and 5 V
ranges, and typically 12 pF in the 10 V range. During the
conversion phase, when the switches are opened, the input
C
D4
PIN
AGND
Figure 28. Simplified Analog Input
The four diodes, D1 to D4, provide ESD protection for the analog
inputs, IN+ and IN−. Care must be taken to ensure that the analog
input signal never exceeds the supply rails by more than 0.3 V
because this causes the diodes to become forward-biased and to
start conducting current. These diodes can handle a forward-
biased current of 120 mA maximum. For instance, these conditions
could eventually occur when the input buffer’s U1 supplies are
different from AVDD, VCC, and VEE. In such a case, an input
buffer with a short-circuit current limitation can be used to protect
the part although most op amps’ short-circuit current is <100 mA.
Note that D3 and D4 are only used in the 0 V to 5 V range to
allow for additional protection in applications that are switching
from the higher voltage ranges.
impedance is limited to CPIN
.
Because the input impedance of the AD7952 is very high, it
can be directly driven by a low impedance source without gain
error. To further improve the noise filtering achieved by the
AD7952 analog input circuit, an external, 1-pole RC filter
between the amplifier’s outputs and the ADC analog inputs
can be used, as shown in Figure 27. However, large source
impedances significantly affect the ac performance, especially
THD. The maximum source impedance depends on the
amount of THD that can be tolerated. The THD degrades as
a function of the source impedance and the maximum input
frequency.
This analog input structure allows the sampling of the differential
signal between IN+ and IN−. By using this differential input,
small signals common to both inputs are rejected as shown in
Figure 29, which represents the typical CMRR over frequency.
Rev. 0 | Page 20 of 32
AD7952
applications where high frequency performance (above 100 kHz)
is not required. In applications with a gain of 1, an 82 pF
compensation capacitor is required. The AD8610 is an option
DRIVER AMPLIFIER CHOICE
Although the AD7952 is easy to drive, the driver amplifier must
meet the following requirements:
when low bias current is needed in low frequency applications.
•
For multichannel, multiplexed applications, the driver
amplifier and the AD7952 analog input circuit must be
able to settle for a full-scale step of the capacitor array at a
14-bit level (0.006%). For the amplifier, settling at 0.1% to
0.01% is more commonly specified. This differs significantly
from the settling time at a 14-bit level and should be
verified prior to driver selection. The AD8021 op amp com-
bines ultralow noise and high gain bandwidth and meets
this settling time requirement even when used with gains
of up to 13.
Because the AD7952 uses a large geometry, high voltage input
switch, the best linearity performance is obtained when using
the amplifier at its maximum full power bandwidth. Gaining
the amplifier to make use of the more dynamic range of the
ADC results in increased linearity errors. For applications
requiring more resolution, the use of an additional amplifier
with gain should precede a unity follower driving the AD7952.
See Table 8 for a list of recommended op amps.
Table 8. Recommended Driver Amplifiers
•
The noise generated by the driver amplifier needs to be
kept as low as possible to preserve the SNR and transition
noise performance of the AD7952. The noise coming from
the driver is filtered by the external 1-pole, low-pass filter,
as shown in Figure 27. The SNR degradation due to the
amplifier is
Amplifier
Typical Application
AD829
AD8021
AD8022
15 V supplies, very low noise, low frequency
12 V supplies, very low noise, high frequency
12 V supplies, very low noise, high
frequency, dual
ADA4922-1
12 V supplies, low noise, high frequency,
single-ended-to-differential driver
⎛
⎞
⎟
⎜
AD8610/
AD8620
13 V supplies, low bias current, low
frequency, single/dual
VNADC
⎜
⎜
⎜
⎝
⎟
⎟
⎟
⎠
SNRLOSS = 20log
π
2
π
2
VNADC
+
f−3dB (NeN+ )2 + f−3dB (NeN−
)
2
2
Single-to-Differential Driver
For single-ended sources, a single-to-differential driver, such
as the ADA4922-1, can be used because the AD7952 needs to
be driven differentially. The 1-pole filter using R = 15 Ω and
C = 2.7 nF provides a corner frequency of 3.9 MHz.
where:
V
NADC is the noise of the ADC, which is:
VINp-p
15Ω
VCC
OUT+
2 2
SNR
IN+
VNADC
=
2.7nF
R
R
F
G
AD7952
ANALOG IN
INPUT
20
10
15Ω
OUT–
U2
IN–
ADA4922-1
REF
f
–3dB is the cutoff frequency of the input filter (3.9 MHz).
VEE
2.7nF
N is the noise factor of the amplifier (1 in the buffer
configuration).
REF
R2
R1
10µF
100nF
e
N+ and eN− are the equivalent input voltage noise densities
Figure 30. Single-to-Differential Driver Using the ADA4922-1
of the op amps connected to IN+ and IN−, in nV/√Hz.
For unipolar 5 V and 10 V input ranges, the internal (or
When the resistances used around the amplifiers are small,
this approximation can be used. If larger resistances are
used, their noise contributions should also be root-sum
squared.
external) reference source can be used to level shift U2 for
the correct input span. If using an external reference, the
values for R1/R2 can be lowered to reduce resistive Johnson
noise (1.29E − 10 × √R). For the bipolar 5 V and 10 V input
ranges, the reference connection is not required because the
common-mode voltage is 0 V. See Table 9 for R1/R2 for the
different input ranges.
•
The driver needs to have a THD performance suitable to
that of the AD7952. Figure 15 shows the THD vs. frequency
that the driver should exceed.
The AD8021 meets these requirements and is appropriate for
almost all applications. The AD8021 needs a 10 pF external
compensation capacitor that should have good linearity as an
NPO ceramic or mica type. Moreover, the use of a noninverting
+1 gain arrangement is recommended and helps to obtain the
best SNR.
Table 9. R1/R2 Configuration
Input Range (V) R1 (Ω) R2 (Ω) Common-Mode Voltage (V)
5
10
2.5 k
2.5 k
2.5 k
Open
100
2.5
5
0
5, 10
The AD8022 can also be used when a dual version is needed
and a gain of 1 is present. The AD829 is an alternative in
Rev. 0 | Page 21 of 32
AD7952
This circuit can also be made discretely, and thus more flexible,
using any of the recommended low noise amplifiers in Table 8.
Again, to preserve the SNR of the converter, the resistors, RF
and RG, should be kept low.
For applications that use multiple AD7952s or other PulSAR
devices, it is more effective to use the internal reference buffer
to buffer the external 2.5 V reference voltage.
The voltage reference temperature coefficient (TC) directly impacts
full scale; therefore, in applications where full-scale accuracy
matters, care must be taken with the TC. For instance, a
VOLTAGE REFERENCE INPUT/OUTPUT
The AD7952 allows the choice of either a very low temperature
drift internal voltage reference, an external reference, or an
external buffered reference.
60 ppm/°C TC of the reference changes full scale by 1 LSB/°C.
Temperature Sensor
When the internal reference is enabled (PDREF = PDBUF =
low), the on-chip temperature sensor output (TEMP) is enabled
and can be use to measure the temperature of the AD7952. To
improve the calibration accuracy over the temperature range, the
output of the TEMP pin is applied to one of the inputs of the
analog switch (such as ADG779), and the ADC itself is used to
measure its own temperature. This configuration is shown
in Figure 31.
The internal reference of the AD7952 provides excellent perform-
ance and can be used in almost all applications. However, the
linearity performance is guaranteed only with an external reference.
Internal Reference (REF = 5 V, PDREF = Low,
PDBUF = Low)
To use the internal reference, the PDREF and PDBUF inputs
must be low. This enables the on-chip, band gap reference, buffer,
and TEMP sensor, resulting in a 5.00 V reference on the REF pin.
TEMP
ADG779
The internal reference is temperature-compensated to 5.000 V
35 mV. The reference is trimmed to provide a typical drift of
3 ppm/°C. This typical drift characteristic is shown in Figure 19.
TEMPERATURE
IN+
ANALOG INPUT
SENSOR
AD7952
C
C
External 2.5 V Reference and Internal Buffer (REF = 5 V,
PDREF = High, PDBUF = Low)
Figure 31. Use of the Temperature Sensor
To use an external reference with the internal buffer, PDREF
should be high and PDBUF should be low. This powers down
the internal reference and allows the 2.5 V reference to be applied
to REFBUFIN, producing 5 V on the REF pin. The internal
reference buffer is useful in multiconverter applications because
a buffer is typically required in these applications.
POWER SUPPLIES
The AD7952 uses five sets of power supply pins:
•
•
•
•
•
AVDD: analog 5 V core supply
VCC: analog high voltage, positive supply
VEE: high voltage, negative supply
DVDD: digital 5 V core supply
External 5 V Reference (PDREF = High, PDBUF = High)
To use an external reference directly on the REF pin, PDREF
and PDBUF should both be high. PDREF and PDBUF power
down the internal reference and the internal reference buffer,
respectively. For improved drift performance, an external
reference, such as the ADR445 or the ADR435, is recommended.
OVDD: digital input/output interface supply
Core Supplies
The AVDD and DVDD supply the AD7952 analog and digital
cores, respectively. Sufficient decoupling of these supplies is
required, consisting of at least a 10 ꢀF capacitor and a 100 nF
capacitor on each supply. The 100 nF capacitors should be
placed as close as possible to the AD7952. To reduce the number
of supplies needed, the DVDD can be supplied through a simple
RC filter from the analog supply, as shown in Figure 27.
Reference Decoupling
Whether using an internal or external reference, the AD7952
voltage reference input (REF) has a dynamic input impedance;
therefore, it should be driven by a low impedance source with
efficient decoupling between the REF and REFGND inputs. This
decoupling depends on the choice of the voltage reference but
usually consists of a low ESR capacitor connected to REF and
REFGND with minimum parasitic inductance. A 22 μF (X5R,
1206 size) ceramic chip capacitor (or 47 μF tantalum capacitor)
is appropriate when using either the internal reference or the
ADR445/ADR435 external reference.
High Voltage Supplies
The high voltage bipolar supplies, VCC and VEE, are required
and must be at least 2 V larger than the maximum input, VIN.
For example, if using the bipolar 10 V range, the supplies should
be 12 V minimum. Sufficient decoupling of these supplies is
also required, consisting of at least a 10 ꢀF capacitor and a
100 nF capacitor on each supply. For unipolar operation, the
VEE supply can be grounded with some slight THD
performance degradation.
The placement of the reference decoupling is also important to
the performance of the AD7952. The decoupling capacitor should
be mounted on the same side as the ADC, right at the REF pin
with a thick PCB trace. The REFGND should also connect to
the reference decoupling capacitor with the shortest distance
and to the analog ground plane with several vias.
Digital Output Supply
The OVDD supplies the digital outputs and allows direct
interface with any logic working between 2.3 V and 5.25 V.
Rev. 0 | Page 22 of 32
AD7952
OVDD should be set to the same level as the system interface.
Sufficient decoupling is required, consisting of at least a 10 ꢀF
capacitor and a 100 nF capacitor with the 100 nF capacitors
placed as close as possible to the AD7952.
Power Down
Setting PD = high powers down the AD7952, thus reducing
supply currents to their minimums, as shown in Figure 23. When
the ADC is in power-down, the current conversion (if any) is
completed and the digital bus remains active. To further reduce
the digital supply currents, drive the inputs to OVDD or OGND.
Power Sequencing
The AD7952 is independent of power supply sequencing and is
very insensitive to power supply variations on AVDD over a wide
frequency range, as shown in Figure 32.
80
Power-down can also be programmed with the configuration
register. See the Software Configuration section for details. Note
that when using the configuration register, the PD input is a
don’t care and should be tied to either high or low.
EXT REF
75
INT REF
70
CONVERSION CONTROL
65
60
55
50
45
40
35
30
CNVST
The AD7952 is controlled by the
input. A falling edge
CNVST
on
is all that is necessary to initiate a conversion. A
detailed timing diagram of the conversion process is shown in
Figure 34. Once initiated, it cannot be restarted or aborted,
even by the power-down input, PD, until the conversion is
CNVST
CS
completed. The
signal operates independently of the
RD
and
signals.
t2
t1
1
10000
10
100
1000
CNVST
FREQUENCY (kHz)
Figure 32. AVDD PSRR vs. Frequency
Power Dissipation vs. Throughput
BUSY
MODE
t4
In impulse mode, the AD7952 automatically reduces its power
consumption at the end of each conversion phase. During the
acquisition phase, the operating currents are very low, which allows
a significant power savings when the conversion rate is reduced
(see Figure 33). This feature makes the AD7952 ideal for very
low power, battery-operated applications.
t3
t5
t6
ACQUIRE
CONVERT
t7
ACQUIRE
t8
CONVERT
Figure 34. Basic Conversion Timing
CNVST
Although
is a digital signal, it should be designed with
It should be noted that the digital interface remains active even
during the acquisition phase. To reduce the operating digital supply
currents even further, drive the digital inputs close to the power
rails (that is, OVDD and OGND).
special care with fast, clean edges, and levels with minimum
overshoot, undershoot, or ringing.
CNVST
The
trace should be shielded with ground, and a low value
(such as 50 Ω) serial resistor termination should be added close
to the output of the component that drives this line.
1000
CNVST
For applications where SNR is critical, the
have very low jitter. This can be achieved by using a dedicated
CNVST CNVST
with a
signal should
WARP MODE POWER
100
oscillator for
generation, or by clocking
high frequency, low jitter clock, as shown in Figure 27.
IMPULSE MODE POWER
10
PDREF = PDBUF = HIGH
10000 100000 1000000
1
10
100
1000
Figure 33. Power Dissipation vs. Sample Rate
Rev. 0 | Page 23 of 32
AD7952
INTERFACES
CS = RD = 0
CNVST
DIGITAL INTERFACE
t1
The AD7952 has a versatile digital interface that can be set up
as either a serial or a parallel interface with the host system. The
serial interface is multiplexed on the parallel data bus. The AD7952
digital interface also accommodates 2.5 V, 3.3 V, or 5 V logic. In
most applications, the OVDD supply pin is connected to the host
system interface 2.5 V to 5.25 V digital supply. Finally, by using
t10
BUSY
t4
t3
t11
DATA
BUS
2C
PREVIOUS CONVERSION DATA
NEW DATA
the OB/ input pin, both twos complement or straight binary
coding can be used.
Figure 36. Master Parallel Data Timing for Reading (Continuous Read)
CS
RD
, control the interface. When at least
Two signals,
one of these signals is high, the interface outputs are in high
CS
and
Slave Parallel Interface
In slave parallel reading mode, the data can be read either after
each conversion, which is during the next acquisition phase, or
during the following conversion, as shown in Figure 37 and
Figure 38, respectively. When the data is read during the conver-
sion, it is recommended that it is read-only during the first half
of the conversion phase. This avoids any potential feedthrough
between voltage transients on the digital interface and the most
critical analog conversion circuitry.
impedance. Usually,
multicircuit applications and is held low in a single AD7952
RD
allows the selection of each AD7952 in
design.
is generally used to enable the conversion result on
the data bus.
RESET
The RESET input is used to reset the AD7952. A rising edge on
RESET aborts the current conversion (if any) and tristates the
data bus. The falling edge of RESET resets the AD7952 and
clears the data bus and configuration register. See Figure 35 for
the RESET timing details.
CS
t9
RD
RESET
BUSY
BUSY
DATA
BUS
t8
DATA
BUS
CURRENT
CONVERSION
CNVST
t12
t13
Figure 35. RESET Timing
Figure 37. Slave Parallel Data Timing for Reading (Read After Convert)
PARALLEL INTERFACE
CS = 0
The AD7952 is configured to use the parallel interface when
CNVST,
t1
RD
PAR
SER/
is held low.
Master Parallel Interface
CS
RD
low, thus
Data can be continuously read by tying
and
BUSY
t4
requiring minimal microprocessor connections. However, in
this mode, the data bus is always driven and cannot be used in
shared bus applications (unless the device is held in RESET).
Figure 36 details the timing for this mode.
t3
DATA
BUS
PREVIOUS
CONVERSION
t12
t13
Figure 38. Slave Parallel Data Timing for Reading (Read During Convert)
Rev. 0 | Page 24 of 32
AD7952
8-Bit Interface (Master or Slave)
MASTER SERIAL INTERFACE
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 39, when BYTESWAP is low, the LSB byte is
output on D[7:0] and the MSB is output on D[13:8]. When
BYTESWAP is high, the LSB and MSB bytes are swapped; the
LSB is output on D[13:8] and the MSB is output on D[7:0]. By
connecting BYTESWAP to an address line, the 14-bit data can
be read in two bytes on either D[13:8] or D[7:0]. This interface
can be used in both master and slave parallel reading modes.
The pins multiplexed on D[8:0] and used for master serial
INT
interface are: DIVSCLK[0], DIVSCLK[1], EXT/
INVSCLK, RDC, SDOUT, SDCLK, and SYNC.
, INVSYNC,
PAR
INT
= High, EXT/
Internal Clock (SER/
= Low)
The AD7952 is configured to generate and provide the serial
INT
data clock, SDCLK, when the EXT/
pin is held low. The
AD7952 also generates a SYNC signal to indicate to the host
when the serial data is valid. The SDCLK and the SYNC signals
can be inverted, if desired, using the INVSCLK and INVSYNC
inputs, respectively. Depending on the input, RDC, the data can
be read during the following conversion or after each conversion.
Figure 40 and Figure 41 show detailed timing diagrams of these
two modes.
CS
RD
BYTESWAP
Read During Convert (RDC = High)
HI-Z
HI-Z
HI-Z
HI-Z
Setting RDC = high allows the master read (previous
conversion result) during conversion mode. Usually, because
the AD7952 is used with a fast throughput, this mode is the
most recommended serial mode. In this mode, the serial clock
and data toggle at appropriate instances, minimizing potential
feedthrough between digital activity and critical conversion
decisions. In this mode, the SDCLK period changes because the
LSBs require more time to settle and the SDCLK is derived
from the SAR conversion cycle. In this mode, the AD7952
generates a discontinuous SDCLK of two different periods and
the host should use an SPI interface.
PINS D[13:8]
PINS D[7:0]
HIGH BYTE
LOW BYTE
t12
LOW BYTE
t12
t13
HIGH BYTE
Figure 39. 8-Bit and 14-Bit Parallel Interface
SERIAL INTERFACE
The AD7952 has a serial interface (SPI-compatible) multiplexed
on the data pins D[13:0]. The AD7952 is configured to use the
serial interface when SER/
PAR
is held high.
Data Interface
Read After Convert (RDC = Low, DIVSCLK[1:0] = [0 to 3])
The AD7952 outputs 14 bits of data, MSB first, on the SDOUT
pin. This data is synchronized with the 14 clock pulses provided
on the SDCLK pin. The output data is valid on both the rising
and falling edge of the data clock.
Setting RDC = low allows the read after conversion mode.
Unlike the other serial modes, the BUSY signal returns low
after the 14 data bits are pulsed out and not at the end of the
conversion phase, resulting in a longer BUSY width (refer to
Table 4 for BUSY timing specifications). The DIVSCLK[1:0]
inputs control the SDCLK period and SDOUT data rate. As a
result, the maximum throughput cannot be achieved in this
mode. In this mode, the AD7952 also generates a discontinuous
SDCLK; however, a fixed period and hosts supporting both SPI
and serial ports can also be used.
Serial Configuration Interface
The AD7952 can be configured through the serial configuration
register only in serial mode, because the serial configuration
pins are also multiplexed on the data pins D[13:10]. See the
Hardware Configuration section and Software Configuration
section for more information.
Rev. 0 | Page 25 of 32
AD7952
RDC/SDIN = 0 INVSCLK = INVSYNC = 0
EXT/INT = 0
CS, RD
CNVST
t3
t28
BUSY
SYNC
t30
t29
t25
t18
t19
t14
t24
t20
t21
t26
1
2
3
12
13
14
SDCLK
SDOUT
t15
t27
D13
D12
t23
D2
D1
D0
X
t16
t22
Figure 40. Master Serial Data Timing for Reading (Read After Convert)
EXT/INT = 0 RDC/SDIN = 1 INVSCLK = INVSYNC = 0
CS, RD
t1
CNVST
BUSY
t3
t17
t25
SYNC
t19
t14
t20 t21
t24
t26
t15
SDCLK
SDOUT
1
2
3
12
13
14
t18
t27
X
D13
D12
t23
D2
D1
D0
t16
t22
Figure 41. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)
Rev. 0 | Page 26 of 32
AD7952
CNVST
Simultaneous sampling is possible by using a common
SLAVE SERIAL INTERFACE
signal. Note that the SDIN input is latched on the opposite edge
of SDCLK used to shift out the data on SDOUT (SDCLK
falling edge when INVSCLK = low). Therefore, the MSB
of the upstream converter follows the LSB of the downstream
converter on the next SDCLK cycle. In this mode, the 40 MHz
SDCLK rate cannot be used because the SDIN-to-SDCLK setup
time, t33, is less than the minimum time specified. (SDCLK-
to-SDOUT delay, t32, is the same for all converters when
simultaneously sampled). For proper operation, the SDCLK
edge for latching SDIN (or ½ period of SDCLK) needs to be
The pins multiplexed on D[19:2] used for slave serial
INT
interface are: EXT/
, INVSCLK, SDIN, SDOUT,
SDCLK, and RDERROR.
PAR
INT
= High, EXT/
External Clock (SER/
= High)
INT
Setting the EXT/
= high allows the AD7952 to accept an
externally supplied serial data clock on the SDCLK pin. In this
mode, several methods can be used to read the data. The
CS
CS
RD
external serial clock is gated by . When
and are both
low, the data can be read after each conversion or during the
following conversion. A clock can be either normally high or
normally low when inactive. For detailed timing diagrams,
see Figure 43 and Figure 44.
t1/2SDCLK = t32 + t33
or the maximum SDCLK frequency needs to be
1
fSDCLK
=
While the AD7952 is performing a bit decision, it is important
that voltage transients be avoided on digital input/output pins
or degradation of the conversion result may occur. This is
particularly important during the last 450 ns of the conversion
phase because the AD7952 provides error correction circuitry
that can correct for an improper bit decision made during the
first part of the conversion phase. For this reason, it is recom-
mended that any external clock provided is a discontinuous
clock that transitions only when BUSY is low or, more importantly,
that it does not transition during the last 450 ns of BUSY high.
2(t32 + t33 )
If not using the daisy-chain feature, the SDIN input should
always be tied either high or low.
BUSY
OUT
BUSY
BUSY
AD7952
AD7952
#2
#1
(UPSTREAM)
(DOWNSTREAM)
DATA
OUT
RDC/SDIN
SDOUT
RDC/SDIN
SDOUT
External Discontinuous Clock Data Read After
Conversion
CNVST
CS
CNVST
CS
Though the maximum throughput cannot be achieved using
this mode, it is the most recommended of the serial slave modes.
Figure 43 shows the detailed timing diagrams for this method.
After a conversion is complete, indicated by BUSY returning low,
SDCLK
SDCLK
SDCLK IN
CS IN
CNVST IN
CS
RD
the conversion result can be read while both
and
are low.
Figure 42. Two AD7952 Devices in a Daisy-Chain Configuration
Data is shifted out MSB first with 14 clock pulses and, depending
on the SDCLK frequency, can be valid on the falling and rising
edges of the clock.
External Clock Data Read During Previous Conversion
Figure 44 shows the detailed timing diagrams for this method.
CS
RD
During a conversion, while both
and
are low, the result
One advantage of this method is that conversion performance is
not degraded because there are no voltage transients on the digital
interface during the conversion process. Another advantage is
the ability to read the data at any speed up to 40 MHz, which
accommodates both the slow digital host interface and the fastest
serial reading.
of the previous conversion can be read. The data is shifted out,
MSB first, with 14 clock pulses, and depending on the SDCLK
frequency, can be valid on both the falling and rising edges
of the clock. The 14 bits have to be read before the current
conversion is completed; otherwise, RDERROR is pulsed high
and can be used to interrupt the host interface to prevent
incomplete data reading.
Daisy-Chain Feature
Also in the read after convert mode, the AD7952 provides a
daisy-chain feature for cascading multiple converters together
using the serial data input pin, SDIN. This feature is useful for
reducing component count and wiring connections when
desired, for instance, in isolated multiconverter applications.
See Figure 43 for the timing details.
To reduce performance degradation due to digital activity,
a fast discontinuous clock of at least 40 MHz is recommended to
ensure that all the bits are read during the first half of the SAR
conversion phase.
The daisy-chain feature should not be used in this mode because
digital activity occurs during the second half of the SAR
conversion phase, likely resulting in performance degradation.
An example of the concatenation of two devices is shown in
Figure 42.
Rev. 0 | Page 27 of 32
AD7952
External Clock Data Read After/During Conversion
It is also possible to begin to read data after conversion and
continue to read the last bits after a new conversion is initiated.
This method allows the full throughput and the use of a
slower SDCLK frequency. Again, it is recommended to use a
discontinuous SDCLK whenever possible to minimize potential
incorrect bit decisions. For the different modes, the use of a
slower SDCLK, such as 20 MHz in warp mode, 15 MHz in
normal mode, and 13 MHz in impulse mode can be used.
SER/PAR = 1 EXT/INT = 1 INVSCLK = 0 RD = 0
CS
BUSY
t31
t35
t36
t31
SDCLK
X*
1
2
3
4
12
13
14
15
16
17
t32
t37
SDOUT
SDIN
D13
X13
X13
Y13
X12
Y12
D12
X12
D11
D2
X2
D1
X1
D0
X0
t16
X11
t33
*A DISCONTINUOUS SDCLK IS RECOMMENDED.
t34
Figure 43. Slave Serial Data Timing for Reading (Read After Convert)
SER/PAR = 1 EXT/INT = 1 INVSCLK = 0
RD = 0
CS
CNVST
BUSY
t35
t36
14
t31
t31
SDCLK
X*
X*
X*
X*
X*
X*
1
2
3
13
t32
t37
D1
DATA = SDIN
t27
SDOUT
D13
D12
D0
t16
*A DISCONTINUOUS SDCLK IS RECOMMENDED.
Figure 44. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)
Rev. 0 | Page 28 of 32
AD7952
it is not recommended to write to the SCP during the last 450 ns
of conversion (BUSY = high), or performance degradation can
result. In addition, the SCP can be accessed in both serial master
and serial slave read during and read after convert modes.
HARDWARE CONFIGURATION
The AD7952 can be configured at any time with the dedicated
hardware pins WARP, IMPULSE, BIPOLAR, TEN, OB/ , and
2C
PAR
PD for parallel mode (SER/
= low) or serial hardware mode
Note that at power-up, the configuration register is undefined.
The RESET input clears the configuration register (sets all bits
to 0), thus placing the configuration to 0 V to 5 V input, normal
mode, and twos complemented output.
PAR SW
(SER/
= high, HW/
= high). Programming the AD7952
for mode selection and input range configuration can be done
before or during conversion. Like the RESET input, the ADC
requires at least one acquisition time to settle, as shown in
Figure 45. See Table 6 for pin descriptions. Note that these
inputs are high impedance when using the software
configuration mode.
Table 10. Configuration Register Description
Bit Name
Description
8
START
SCCS
START bit. With the SCP enabled ( = low),
when START is high, the first rising edge of SCCLK
(INVSCLK = low) begins to load the register with the
new configuration.
SOFTWARE CONFIGURATION
The pins multiplexed on D[13:10] used for software configura-
SW
SCCS
tion are: HW/ , SCIN, SCCLK, and
. The AD7952 is
7
BIPOLAR
Input Range Select. Used in conjunction with Bit 6,
TEN, per the following.
programmed using the dedicated write-only serial configurable
port (SCP) for conversion mode, input range selection, output
coding, and power-down using the serial configuration register.
See Table 10 for details of each bit in the configuration register.
The SCP can only be used in serial software mode selected with
= high and HW/
multiplexed on the parallel interface.
Input Range (V)
BIPOLAR
Low
Low
High
High
TEN
Low
High
Low
High
0 to 5
0 to 10
5
10
PAR
SER/
SW
= low because the port is
6
5
TEN
PD
Input Range Select. See Bit 7, BIPOLAR.
Power Down.
PD = low, normal operation.
SCCS
The SCP is accessed by asserting the port’s chip select,
,
PD = high, power down the ADC. The SCP is
accessible while in power-down. To power-up
the ADC, write PD = low on the next configuration
setting.
Mode Select. Used in conjunction with Bit 3, WARP,
per the following.
and then writing SCIN synchronized with SCCLK, which (like
SDCLK) is edge sensitive depending on the state of INVSCLK.
See Figure 46 for timing details. SCIN is clocked into the con-
figuration register MSB first. The configuration register is an
internal shift register that begins with Bit 8, the START bit. The
9th SPPCLK edge updates the register and allows the new settings to
be used. As indicated in the timing diagram, at least one acquisition
time is required from the 9th SCCLK edge. Bits [1:0] are reserved
bits and are not written to while the SCP is being updated.
4
IMPULSE
Mode
WARP
Low
Low
High
High
IMPULSE
Low
High
Low
High
Normal
Impulse
Warp
Normal
The SCP can be written to at any time, up to 40 MHz, and it is
recommended to write to while the AD7952 is not busy
converting, as detailed in Figure 46. In this mode, the full
1 MSPS is not attainable because the time required for SCP access
is (t31 + 9 × 1/SCCLK + t8) minimum. If the full throughput is
required, the SCP can be written to during conversion; however,
3
2
WARP
Mode Select. See Bit 4, IMPULSE.
Output Coding.
2C
OB/ = low, use twos complement output.
2C
OB/
2C
OB/ = high, use straight binary output.
1
0
RSV
RSV
Reserved.
Reserved.
HW/SW = 0
PD = 0
SER/PAR = 0, 1
t8
t8
CNVST
BUSY
BIPOLAR,
TEN
WARP,
IMPULSE
Figure 45. Hardware Configuration Timing
Rev. 0 | Page 29 of 32
AD7952
SER/PAR = 1 INVSCLK = 0
WARP = 0 OR 1
BIPOLAR = 0 OR 1
TEN = 0 OR 1
t8
HW/SW = 0
PD = 0
IMPULSE = 0 OR 1
CNVST
BUSY
SCCS
t31
t31
t35
t36
5
SCCLK
1
2
3
4
6
7
8
9
t37
SCIN
X
IMPULSE
OB/2C
BIPOLAR
TEN
PD
WARP
START
X
t33
t34
Figure 46. Serial Configuration Port Timing
The reading process can be initiated in response to the end-of-
conversion signal (BUSY going low) using an interrupt line of
the DSP. The serial peripheral interface (SPI) on the ADSP-219x
is configured for master mode (MSTR) = 1, clock polarity bit
(CPOL) = 0, clock phase bit (CPHA) = 1, and SPI interrupt enable
(TIMOD) = 0 by writing to the SPI control register (SPICLTx).
MICROPROCESSOR INTERFACING
The AD7952 is ideally suited for traditional dc measurement
applications supporting a microprocessor and ac signal
processing applications interfacing to a digital signal processor.
The AD7952 is designed to interface with a parallel 8-bit or
14-bit wide interface, or with a general-purpose serial port or
I/O ports on a microcontroller. A variety of external buffers can
be used with the AD7952 to prevent digital noise from coupling
into the ADC.
It should be noted that to meet all timing requirements, the SPI
clock should be limited to 17 Mbps, allowing it to read an ADC
result in less than 1 μs. When a higher sampling rate is desired,
use one of the parallel interface modes.
SPI Interface
DVDD
The AD7952 is compatible with SPI and QSPI digital hosts and
DSPs, such as Blackfin® ADSP-BF53x and ADSP-218x/ADSP-219x.
Figure 47 shows an interface diagram between the AD7952 and
the SPI-equipped ADSP-219x. To accommodate the slower
speed of the DSP, the AD7952 acts as a slave device, and data must
be read after conversion. This mode also allows the daisy-chain
feature. The convert command could be initiated in response to
an internal timer interrupt.
AD7952*
ADSP-219x*
SER/PAR
BUSY
CS
PFx
EXT/INT
SPIxSEL (PFx)
MISOx
SDOUT
SDCLK
CNVST
RD
SCKx
PFx OR TFSx
INVSCLK
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 47. Interfacing the AD7952 to SPI Interface
Rev. 0 | Page 30 of 32
AD7952
APPLICATION INFORMATION
The DVDD supply of the AD7952 can either be a separate supply
or come from the analog supply, AVDD, or from the digital
interface supply, OVDD. When the system digital supply is noisy,
or fast switching digital signals are present, and no separate supply
is available, it is recommended to connect the DVDD digital supply
to the analog supply AVDD through an RC filter, and to connect
the system supply to the interface digital supply OVDD and the
remaining digital circuitry. See Figure 27 for an example of this
configuration. When DVDD is powered from the system supply,
it is useful to insert a bead to further reduce high frequency spikes.
LAYOUT GUIDELINES
While the AD7952 has very good immunity to noise on the
power supplies, exercise care with the grounding layout. To
facilitate the use of ground planes that can be easily separated,
design the printed circuit board that houses the AD7952 so that
the analog and digital sections are separated and confined to
certain areas of the board. Digital and analog ground planes
should be joined in only one place, preferably underneath the
AD7952, or as close as possible to the AD7952. If the AD7952 is
in a system where multiple devices require analog-to-digital
ground connections, the connections should still be made at
one point only, a star ground point, established as close as possible
to the AD7952.
The AD7952 has four different ground pins: REFGND, AGND,
DGND, and OGND.
•
REFGND senses the reference voltage and, because it carries
pulsed currents, should be a low impedance return to the
reference.
To prevent coupling noise onto the die, to avoid radiating noise,
and to reduce feedthrough:
• Do not run digital lines under the device.
•
AGND is the ground to which most internal ADC analog
signals are referenced; it must be connected with the least
resistance to the analog ground plane.
• Do run the analog ground plane under the AD7952.
CNVST
• Shield fast switching signals, like
or clocks, with
•
•
DGND must be tied to the analog or digital ground plane
depending on the configuration.
digital ground to avoid radiating noise to other sections of
the board, and never run them near analog signal paths.
OGND is connected to the digital system ground.
• Avoid crossover of digital and analog signals.
The layout of the decoupling of the reference voltage is important.
To minimize parasitic inductances, place the decoupling capacitor
close to the ADC and connect it with short, thick traces.
• Run traces on different but close layers of the board, at right
angles to each other, to reduce the effect of feedthrough through
the board.
EVALUATING PERFORMANCE
The power supply lines to the AD7952 should use as large a trace as
possible to provide low impedance paths and reduce the effect of
glitches on the power supply lines. Good decoupling is also
important to lower the impedance of the supplies presented to
the AD7952, and to reduce the magnitude of the supply spikes.
Decoupled ceramic capacitors, typically 100 nF, should be placed
on each of the power supplies pins, AVDD, DVDD, OVDD,
VCC, and VEE. The capacitors should be placed close to, and
ideally right up against, these pins and their corresponding ground
pins. Additionally, low ESR 10 μF capacitors should be located
in the vicinity of the ADC to further reduce low frequency ripple.
A recommended layout for the AD7952 is outlined in the
EVAL-AD7952CBZ evaluation board documentation. The
evaluation board package includes a fully assembled and tested
evaluation board, documentation, and software for controlling
the board from a PC via the EVAL-CONTROL BRD3.
Rev. 0 | Page 31 of 32
AD7952
OUTLINE DIMENSIONS
9.20
9.00 SQ
8.80
0.75
0.60
0.45
1.60
MAX
37
48
36
1
PIN 1
7.20
TOP VIEW
(PINS DOWN)
7.00 SQ
6.80
1.45
1.40
1.35
0.20
0.09
7°
3.5°
0°
0.08
COPLANARITY
25
12
0.15
0.05
13
24
SEATING
PLANE
0.27
0.22
0.17
VIEW A
0.50
BSC
LEAD PITCH
VIEW A
ROTATED 90° CCW
COMPLIANT TO JEDEC STANDARDS MS-026-BBC
Figure 48. 48-Lead Low Profile Quad Flat Package [LQFP]
(ST-48)
Dimensions shown in millimeters
0.30
0.23
0.18
7.00
BSC SQ
0.60 MAX
0.60 MAX
PIN 1
INDICATOR
37
36
48
1
PIN 1
INDICATOR
EXPOSED
5.25
5.10 SQ
4.95
TOP
VIEW
6.75
BSC SQ
(BOTTOM VIEW)
0.50
0.40
0.30
25
24
12
13
0.25 MIN
5.50
REF
PADDLE CONNECTED TO VEE.
THIS CONNECTION IS NOT
REQUIRED TO MEET THE
0.80 MAX
0.65 TYP
1.00
0.85
0.80
12° MAX
0.05 MAX
0.02 NOM
ELECTRICAL PERFORMANCES.
COPLANARITY
0.08
0.50 BSC
0.20 REF
SEATING
PLANE
COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2
Figure 49. 48-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
7 mm × 7 mm Body, Very Thin Quad
(CP-48-1)
Dimensions shown in millimeters
ORDERING GUIDE
Model
Temperature Range
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
Package Description
Package Option
CP-48-1
CP-48-1
ST-48
ST-48
AD7952BCPZ1
48-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
48-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
48-Lead Low Profile Quad Flat Package [LQFP]
48-Lead Low Profile Quad Flat Package [LQFP]
Evaluation Board
AD7952BCPZRL1
AD7952BSTZ1
AD7952BSTZRL1
EVAL-AD7952CBZ1, 2
EVAL-CONTROL BRD33
Controller Board
1 Z = Pb-free part.
2 This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD3 for evaluation/demonstration purposes.
3 This board allows a PC to control and communicate with all Analog Devices evaluation boards ending with the CB designators.
©2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D06589-0-2/07(0)
Rev. 0 | Page 32 of 32
相关型号：
AD795AH
IC OP-AMP, 500 uV OFFSET-MAX, 1.6 MHz BAND WIDTH, MBCY8, HERMETIC SEALED, METAL CAN, HEADER, TO-99, 8 PIN, Operational Amplifier
ADI
©2020 ICPDF网 联系我们和版权申明