AD7916BRMZ-RL7 [ADI]
16-Bit, 1 MSPS/500 kSPS Differential PulSAR ADCs;
| 型号： | AD7916BRMZ-RL7 |
| 厂家： | 
ADI |
| 描述： | 16-Bit, 1 MSPS/500 kSPS Differential PulSAR ADCs |
| 文件： | 总26页 (文件大小：561K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
16-Bit, 1 MSPS/500 kSPS
Differential PulSAR ADCs
Data Sheet
AD7915/AD7916
FEATURES
GENERAL DESCRIPTION
Low power dissipation
AD7915
The AD7915/AD7916 are 16-bit, successive approximation,
analog-to-digital converters (ADCs) that operate from a single
power supply, VDD. They contain a low power, high speed,
16-bit sampling ADC and a versatile serial interface port. On
the CNV rising edge, the AD7915/AD7916 sample the voltage
difference between the IN+ and IN− pins. e voltages on these
4 mW at 1 MSPS (VDD only)
7 mW at 1 MSPS (total)
AD7916
2 mW at 500 kSPS (VDD only)
3.7 mW at 500 kSPS (total)
pins typically swing in opposite phases between 0 V and VREF
.
16-bit resolution with no missing codes
Throughput: 1 MSPS (AD7915)/500 kSPS (AD7916)
INL: 0.4 LSB typical, 1 LSB maximum
SNR: 94 dB at 1 kHz, VREF = 5 V
SINAD: 93.5 dB at 1 kHz, VREF = 5 V
THD: −118.5 dB at 1 kHz
Dynamic range: 95.5 dB, VREF = 5 V
True differential analog input range: VREF
0 V to VREF with VREF between 2.4 V and 5.1 V
No pipeline delay
Single-supply 2.5 V operation with 1.8 V/2.5 V/3 V/5 V logic
interface
Proprietary serial interface: SPI-/QSPI-/MICROWIRE™-/DSP-
compatible1
Ability to daisy-chain multiple ADCs
10-lead packages: MSOP and 3 mm × 3 mm LFCSP
The reference voltage, REF, is applied externally and can be set
independent of the supply voltage, VDD. The power consumption
of the AD7915/AD7916 scales linearly with throughput.
The AD7915/AD7916 are serial peripheral interface (SPI)
compatible, which features the ability, using the SDI input, to
daisy-chain several ADCs on a single 3-wire bus. They are
compatible with 1.8 V, 2.5 V, 3 V, and 5 V logic using the
separate VIO supply.
The AD7915/AD7916 are available in a 10-lead MSOP or a
10-lead LFCSP with operation specified from −40°C to +125°C.
Table 1. MSOP, LFCSP 14-/16-/18-Bit PulSAR® ADCs
Bits
181
100 kSPS
AD7989-12 AD76912
250 kSPS 400 kSPS to 500 kSPS
≥1000 kSPS
AD79822
AD79842
AD79152
AD76902
AD7989-52
AD76882
AD76932
AD79162
AD76862
AD7988-52
161
163
143
AD7684
AD76872
APPLICATIONS
AD7680
AD7683
AD7988-12
AD7940
AD76852
AD7694
AD79802
AD79832
Battery-powered equipment
Data acquisition systems
Medical instruments
AD79422
AD79462
Seismic data acquisition systems
1 True differential.
2 Pin-for-pin compatible.
3 Pseudo differential.
TYPICAL APPLICATIONS CIRCUIT
2.5V TO 5V 2.5V
VIO
1.8V TO 5.5V
REF VDD
IN+
AD7915/
AD7916
SDI/CS
SCK
3- OR 4-WIRE
INTERFACE
(SPI, CS,
±10V, ±5V, ..
SDO
IN–
DAISY CHAIN)
GND
CNV
ADA4940-1
Figure 1.
1 Protected by U.S. Patent 6,703,961.
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Technical Support
©2015 Analog Devices, Inc. All rights reserved.
www.analog.com
AD7915/AD7916
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Single to Differential Driver ..................................................... 16
Voltage Reference Input ............................................................ 16
Power Supply............................................................................... 16
Digital Interface.......................................................................... 16
Applications....................................................................................... 1
General Description......................................................................... 1
Typical Applications Circuit............................................................ 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Timing Specifications .................................................................. 5
Absolute Maximum Ratings............................................................ 6
ESD Caution.................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Typical Performance Characteristics ............................................. 8
Terminology .................................................................................... 12
Theory of Operation ...................................................................... 13
Circuit Information.................................................................... 13
Converter Operation.................................................................. 13
Typical Connection Diagram ................................................... 14
Analog Inputs.............................................................................. 15
Driver Amplifier Choice............................................................ 15
CS
CS
CS
CS
Mode, 3-Wire, Without Busy Indicator ............................ 17
Mode 3-Wire, with Busy Indicator .................................... 18
Mode, 4-Wire, Without Busy Indicator ............................ 19
Mode 4-Wire with Busy Indicator ..................................... 20
Chain Mode, Without Busy Indicator..................................... 21
Chain Mode with Busy Indicator............................................. 22
Applications Information.............................................................. 23
Interfacing to Blackfin DSP ...................................................... 23
Layout .......................................................................................... 23
Evaluating AD7915/AD7916 Performance ............................ 24
Outline Dimensions....................................................................... 25
Ordering Guide .......................................................................... 25
REVISION HISTORY
3/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 26
Data Sheet
AD7915/AD7916
SPECIFICATIONS
VDD = 2.5 V, VIO = 2.3 V to 5.5 V, VREF = 5 V, TA = −40°C to +125°C, unless otherwise noted.
Table 2.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
RESOLUTION
16
Bits
ANALOG INPUT
Voltage Range
Absolute Input Voltage
Common-Mode Input Range
Analog Input Common-Mode
Rejection Ratio (CMRR)
IN+ − IN−
IN+, IN−
IN+, IN−
−VREF
−0.1
VREF × 0.475
+VREF
VREF + 0.1
VREF × 0.525
V
V
V
dB
VREF × 0.5
60
fIN = 450 kHz
Leakage Current at 25°C
Input Impedance
Acquisition phase
1
nA
See the Analog Inputs section
ACCURACY
No Missing Codes
Differential Nonlinearity (DNL) Error
16
−0.9
Bits
VREF = 5 V
VREF = 2.5 V
VREF = 5 V
VREF = 2.5 V
VREF = 5 V
VREF = 2.5 V
TMIN to TMAX
0.4
0.5
0.4
0.5
0.75
1.2
0
0.23
0.0ꢀ
0.2ꢀ
+0.9
+1
LSB1
LSB1
LSB1
LSB1
LSB1
LSB1
LSB1
ppm/°C
mV
Integral Nonlinearity (INL) Error
Transition Noise
−1
Gain Error2
Gain Error Temperature Drift
Zero Error2
Zero Temperature Drift
Power Supply Sensitivity
THROUGHPUT
−10
+10
TMIN to TMAX
−0.5
+0.5
ppm/°C
dB
VDD = 2.5 V 5%
0.1
AD7915 Conversion Rate
AD7916 Conversion Rate
Transient Response
AC ACCURACY
0
0
1000
500
290
kSPS
kSPS
ns
Full-scale step
Dynamic Range
VREF = 5 V
VREF = 2.5 V
fO = 10 kSPS
fIN = 1 kHz, VREF = 5 V
fIN = 1 kHz, VREF = 2.5 V
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz, VREF = 5 V
95.5
92
113.5
94
dB3
dB3
dB3
dB3
dB3
dB3
dB3
dB3
Oversampled Dynamic Range4
Signal-to-Noise Ratio (SNR)
93
ꢀ9
91
Spurious-Free Dynamic Range (SFDR)
Total Harmonic Distortion (THD)
Signal-to-Noise-and-Distortion Ratio
(SINAD)
−11ꢀ
−11ꢀ.5
93.5
fIN = 1 kHz, VREF = 2.5 V
90.5
dB3
REFERENCE
Voltage Range
2.4
5.1
V
Load Current
VREF = 5 V
330
μA
SAMPLING DYNAMICS
−3 dB Input Bandwidth
Aperture Delay
10
2
MHz
ns
VDD = 2.5 V
Rev. 0 | Page 3 of 26
AD7915/AD7916
Data Sheet
Parameter
DIGITAL INPUTS
Logic Levels
VIL
Test Conditions/Comments
Min
Typ
Max
Unit
VIO > 3 V
VIO ≤ 3 V
VIO > 3 V
VIO ≤ 3 V
−0.3
−0.3
0.7 × VIO
0.9 × VIO
−1
+0.3 × VIO
+0.1 × VIO
VIO + 0.3
VIO + 0.3
+1
V
V
V
V
μA
μA
VIH
IIL
IIH
−1
+1
DIGITAL OUTPUTS
Data Format
Pipeline Delay
Serial, 16 bits, twos complement
Conversion results available immediately
after completed conversion
VOL
VOH
ISINK = 500 μA
ISOURCE = −500 μA
0.4
V
V
VIO − 0.3
POWER SUPPLIES
VDD
VIO
VIO Range
2.375
2.3
1.ꢀ
2.5
2.625
5.5
5.5
V
V
V
Specified performance
Functional range
Standby Current5, 6
AD7915 Power Dissipation
Total
VDD and VIO = 2.5 V, TA = 25°C
VDD = 2.625 V, VREF = 5 V, VIO = 3 V
10 kSPS throughput
0.35
μA
70
7
4
1.7
1.3
μW
1 MSPS throughput
9
mW
mW
mW
mW
VDD Only
REF Only
VIO Only
AD7916 Power Dissipation
Total
VDD Only
REF Only
VIO Only
VDD = 2.625 V, VREF = 5 V, VIO = 3 V
500 kSPS throughput
3.7
2
0.ꢀ5
0.ꢀ5
7.0
4.5
mW
mW
mW
mW
Energy per Conversion
nJ/
sample
TEMPERATURE RANGE
Specified Performance
TMIN to TMAX
−40
+125
°C
1 LSB means least significant bit. With the 5 V input range, 1 LSB is 152.6 μV.
2 See the Terminology section. These specifications include full temperature range variation but not the error contribution from the external reference.
3 All specifications expressed in decibels are referred to a full-scale input FSR and tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
4 Dynamic range is obtained by oversampling the ADC running at a throughput, fS, of 1 MSPS followed by postdigital filtering with an output word rate of fO.
5 With all digital inputs forced to VIO or ground as required.
6 During acquisition phase.
Rev. 0 | Page 4 of 26
Data Sheet
AD7915/AD7916
TIMING SPECIFICATIONS
TA = −40°C to +125°C, VDD = 2.37 V to 2.63 V, VIO = 2.3 V to 5.5 V, CLOAD_SDO = 20 pF, unless otherwise noted. See Figure 2 for voltage levels.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
AD7915
Throughput Rate
Conversion Time: CNV Rising Edge to Data Available
Acquisition Time
Time Between Conversions
AD7916
1
710
MSPS
ns
ns
tCONV
tACQ
tCYC
500
290
1
μs
Throughput Rate
Conversion Time: CNV Rising Edge to Data Available
Acquisition Time
500
1.6
kSPS
μs
ns
tCONV
tACQ
tCYC
0.5
400
2
Time Between Conversions
ꢁs
CS
CNV Pulse Width ( Mode)
tCNVH
tSCK
10
ns
CS
SCK Period ( Mode)
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
10.5
12
13
ns
ns
ns
ns
VIO Above 2.3 V
15
SCK Period (Chain Mode)
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
SCK Low Time
SCK High Time
SCK Falling Edge to Data Remains Valid
SCK Falling Edge to Data Valid Delay
VIO Above 4.5 V
tSCK
11.5
13
14
16
4.5
4.5
3
ns
ns
ns
ns
ns
ns
ns
tSCKL
tSCKH
tHSDO
tDSDO
9.5
11
12
14
ns
ns
ns
ns
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
CS
tEN
CNV or SDI Low to SDO D15 MSB Valid ( Mode)
VIO Above 3 V
VIO Above 2.3 V
10
15
20
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CS
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance ( Mode)
tDIS
CS
SDI Valid Setup Time from CNV Rising Edge ( Mode)
tSSDICNV
tHSDICNV
tSSCKCNV
tHSCKCNV
tSSDISCK
tHSDISCK
tDSDOSDI
5
2
5
5
2
3
CS
SDI Valid Hold Time from CNV Rising Edge ( Mode)
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
SDI High to SDO High (Chain Mode with Busy Indicator)
15
1
Y% VIO
1
X% VIO
tDELAY
tDELAY
2
2
V
V
V
IH
IH
2
2
V
IL
IL
1
FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V, X = 70 AND Y = 30.
2
MINIMUM V AND MAXIMUM V USED. SEE THE DIGITAL INPUTS
IH
IL
SPECIFICATIONS IN TABLE 3.
Figure 2. Voltage Levels for Timing
Rev. 0 | Page 5 of 26
AD7915/AD7916
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Table 4.
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
Parameter
Rating
Analog Inputs
IN+, IN− to GND1
Supply Voltage
REF, VIO to GND
VDD to GND
−0.3 V to VREF + 0.3 V or 130 mA
−0.3 V to +6.0 V
−0.3 V to +3.0 V
−6 V to +3 V
VDD to VIO
Digital Inputs to GND
Digital Output to GND
Storage Temperature
Range
−0.3 V to VIO + 0.3 V
−0.3 V to VIO + 0.3 V
−65°C to +150°C
ESD CAUTION
Junction Temperature
θJA Thermal Impedance
10-Lead MSOP
10-Lead LFCSP_WD
θJC Thermal Impedance
10-Lead MSOP
150°C
200°C/W
4ꢀ.7°C/W
44°C/W
10-Lead LFCSP_WD
Reflow Soldering
2.96°C/W
JEDEC Standard (J-STD-020)
1 See the Analog Inputs section for an explanation of IN+ and IN−.
Rev. 0 | Page 6 of 26
Data Sheet
AD7915/AD7916
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
REF 1
VDD 2
IN+ 3
10 VIO
9
8
7
6
SDI/CS
SCK
AD7915/
AD7916
TOP VIEW
(Not to Scale)
IN– 4
SDO
REF
VDD
IN+
1
2
3
4
5
10 VIO
GND 5
CNV
AD7915/
AD7916
TOP VIEW
(Not to Scale)
9
8
7
6
SDI/CS
SCK
SDO
CNV
NOTES
IN–
1. THE EXPOSED PAD CAN BE CONNECTED TO GND.
THIS CONNECTION IS NOT REQUIRED TO MEET
THE ELECTRICAL PERFORMANCES.
GND
Figure 3. 10-Lead MSOP Pin Configuration
Figure 4. 10-Lead LFCSP Pin Configuration
Table 5. Pin Function Descriptions
Pin No. Mnemonic Type1 Description
1
REF
AI
Reference Input Voltage. The REF range is 2.4 V to 5.1 V. This pin is referred to the GND pin and must be
decoupled closely to the GND pin with a 10 μF capacitor.
2
3
4
5
6
VDD
IN+
IN−
GND
CNV
P
Power Supply.
AI
AI
P
Differential Positive Analog Input.
Differential Negative Analog Input.
Power Supply Ground.
Conversion Input. This input has multiple functions. On its leading edge, CNV initiates the conversions and
selects the interface mode of the device: chain mode or chip select (CS) mode. In CS mode, the SDO pin is
enabled when CNV is low. In chain mode, the data is read when CNV is high.
DI
7
ꢀ
9
SDO
SCK
SDI/CS
DO
DI
DI
Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK.
Serial Data Clock Input. When the device is selected, the conversion result is shifted out by this clock.
Serial Data Input/Chip Select. This input has multiple functions. It selects the interface mode of the ADC as
follows:
Chain mode is selected if this pin is low during the CNV rising edge. In this mode, SDI/CS is used as a data
input to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data
level on SDI/CS is output on SDO with a delay of 16 SCK cycles.
CS mode is selected if SDI/CS is high during the CNV rising edge. In this mode, either SDI/CS or CNV can
enable the serial output signals when low.
10
VIO
EP
P
Input/Output Interface Digital Power. This pin is nominally at the same supply as the host interface (1.ꢀ V,
2.5 V, 3 V, or 5 V).
Exposed Pad. For the lead frame chip scale package (LFCSP), the exposed pad can be connected to GND.
This connection is not required to meet the electrical performances.
1AI is analog input, P is power, DI is digital input, and DO is digital output.
Rev. 0 | Page 7 of 26
AD7915/AD7916
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
1.0
1.0
0.8
POSITIVE INL: +0.35 LSB
POSITIVE DNL: +0.31 LSB
NEGATIVE DNL: –0.38 LSB
NEGATIVE INL: –0.39 LSB
0.8
0.6
0.4
0.6
0.4
0.2
0.2
0
0
–0.2
–0.4
–0.6
–0.8
–1.0
–0.2
–0.4
–0.6
–0.8
–1.0
0
16384
32768
CODE
49152
65536
0
16384
32768
CODE
49152
65536
Figure 5. Integral Nonlinearity (INL) vs. Code, REF = 5 V
Figure 8. Differential Nonlinearity (DNL) vs. Code, REF = 5 V
1.0
0.8
1.0
POSITIVE DNL: +0.39 LSB
NEGATIVE DNL: –0.39 LSB
POSITIVE INL: +0.39 LSB
NEGATIVE INL: –0.44 LSB
0.8
0.6
0.6
0.4
0.4
0.2
0.2
0
0
–0.2
–0.4
–0.6
–0.8
–1.0
–0.2
–0.4
–0.6
–0.8
–1.0
0
16384
32768
CODE
49152
65536
0
16384
32768
CODE
49152
65536
Figure 6. INL vs. Code, REF = 2.5 V
Figure 9. DNL vs. Code, REF = 2.5 V
0
0
fS = 500kSPS
fS = 500kSPS
fIN = 1kHz
fIN = 1kHz
–20
–40
–20
–40
SNR = 94.98dB
SNR = 90.61dB
THD = –114.39dB
SFDR = –114.73dB
SINAD = 94.93dB
THD = –117.23dB
SFDR = –102.55dB
SINAD = 90.61dB
–60
–60
–80
–80
–100
–120
–140
–160
–180
–100
–120
–140
–160
–180
0
100
200
250
0
100
200
250
FREQUENCY (kHz)
FREQUENCY (kHz)
Figure 7. AD7916 FFT Plot, REF = 5 V
Figure 10. AD7916 FFT Plot, REF = 2.5 V
Rev. 0 | Page 8 of 26
Data Sheet
AD7915/AD7916
0
0
–20
fS = 1MSPS
fS = 1MSPS
fIN = 1kHz
fIN = 1kHz
–20
SNR = 95.06dB
THD = –114.79dB
SFDR = –116.64dB
SINAD = 95.02dB
SNR = 91.21dB
THD = –118.74dB
SFDR = –108.7dB
SINAD = 91.21dB
–40
–40
–60
–60
–80
–80
–100
–120
–140
–160
–100
–120
–140
–160
–180
–180
0
100
200
300
400
500
0
100
200
300
400
500
FREQUENCY (kHz)
FREQUENCY (kHz)
Figure 11. AD7915 FFT Plot, REF = 5 V
Figure 14. AD7915 FFT Plot, REF = 2.5 V
45000
40000
35000
30000
25000
20000
15000
10000
5000
40000
35000
30000
25000
20000
15000
10000
5000
0
0
FFE1 FFE2 FFE3 FFE4 FFE5 FFE6 FFE7 FFE8 FFE9 FFEA
CODES IN HEX
FFD2 FFD3 FFD4 FFD5 FFD6 FFD7 FFD8 FFD9 FFDA FFDB
CODES IN HEX
Figure 12. Histogram of a DC Input at the Code Center, REF = 5 V
Figure 15. Histogram of a DC Input at the Code Transition, REF = 5 V
45000
40000
35000
30000
25000
20000
15000
10000
5000
98
97
96
95
94
93
92
0
FFF1 FFF2 FFF3 FFF4 FFF5 FFF6 FFF7 FFF8 FFF9 FFFAFFFB
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
CODES IN HEX
INPUT LEVEL (dB)
Figure 13. Histogram of a DC Input at the Code Center, REF = 2.5 V
Figure 16. SNR vs. Input Level
Rev. 0 | Page 9 of 26
AD7915/AD7916
Data Sheet
100
16.0
15.5
15.0
14.5
14.0
13.5
13.0
12.5
12.0
–95
–100
–105
–110
–115
–120
–125
115
110
105
100
95
SNR
SINAD
ENOB
98
96
94
92
90
88
86
84
82
80
SFDR
THD
90
85
5.25
2.25
2.75
3.25
3.75
4.25
4.75
2.25 2.50 2.75 3.00 3.25 3.50 3.75 4.00 4.25 4.50 4.75 5.00 5.25
REFERENCE VOLTAGE (V)
REFERENCE VOLTAGE (V)
Figure 17. SNR, SINAD, and ENOB vs. Reference Voltage
Figure 20. THD and SFDR vs. Reference Voltage
94.8
–100
–105
–110
–115
–120
–125
94.6
94.4
94.2
94.0
93.8
93.6
93.4
–55
–35
–15
5
25
45
65
85
105
125
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 18. SNR vs. Temperature
Figure 21. THD vs. Temperature
96
95
94
93
92
91
90
89
88
87
86
85
–80
–85
–90
–95
–100
–105
–110
–115
–120
10
100
10
100
INPUT FREQUENCY (kHz)
INPUT FREQUENCY (kHz)
Figure 22. THD vs. Input Frequency
Figure 19. SINAD vs. Input Frequency
Rev. 0 | Page 10 of 26
Data Sheet
AD7915/AD7916
0.7
0.6
0.5
0.4
0.3
0.2
8
7
6
5
4
3
2
1
I
VDD
I
REF
I
+ I
VIO
VDD
I
VIO
0.1
0
0
–55
2.375
2.425
2.475
2.525
2.575
2.625
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
VDD VOLTAGE (V)
Figure 26. Power-Down Currents vs. Temperature
Figure 23. Operating Currents vs. VDD Voltage (AD7916)
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
1.4
1.2
1.0
0.8
0.6
I
I
VDD
VDD
I
I
REF
REF
0.4
0.2
0
I
I
VIO
VIO
–55
–35
–15
5
25
45
65
85
105
125
–55
–35
–15
5
25
45
65
85
105
125
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 27. Operating Currents vs. Temperature (AD7915)
Figure 24. Operating Currents vs. Temperature (AD7916)
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
I
VDD
I
REF
I
VIO
2.375
2.425
2.475
2.525
2.575
2.625
VDD VOLTAGE (V)
Figure 25. Operating Currents vs. VDD Voltage (AD7915)
Rev. 0 | Page 11 of 26
AD7915/AD7916
TERMINOLOGY
Data Sheet
Effective Resolution
Effective resolution is calculated as
Integral Nonlinearity Error (INL)
INL refers to the deviation of each individual code from a line
drawn from negative full scale through positive full scale. The
point used as negative full scale occurs ½ LSB before the first
code transition. Positive full scale is defined as a level 1½ LSB
beyond the last code transition. The deviation is measured from
the middle of each code to the true straight line (see Figure 29).
Effective Resolution = log2(2N/RMS Input Noise)
and is expressed in bits.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first five harmonic
components to the rms value of a full-scale input signal and is
expressed in decibels.
Differential Nonlinearity Error (DNL)
In an ideal ADC, code transitions are 1 LSB apart. DNL is the
maximum deviation from this ideal value. It is often specified in
terms of resolution for which no missing codes are guaranteed.
Dynamic Range
Dynamic range is the ratio of the rms value of the full scale to
the total rms noise measured with the inputs shorted together.
The value for dynamic range is expressed in decibels. It is
measured with a signal at −60 dB so that it includes all noise
sources and DNL artifacts.
Zero Error
Zero error is the difference between the ideal midscale voltage,
that is, 0 V, and the actual voltage producing the midscale
output code, that is, 0 LSB.
Signal-to-Noise Ratio (SNR)
Gain Error
SNR is the ratio of the rms value of the actual input signal to the
rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in decibels.
The first transition (from 100 … 00 to 100 …01) occurs at a
level ½ LSB above nominal negative full scale (−4.999981 V for
the 5 V range). The last transition (from 011 … 10 to 011 …
11) occurs for an analog voltage 1½ LSB below the nominal full
scale (+4.999943 V for the 5 V range). The gain error is the
deviation of the difference between the actual level of the last
transition and the actual level of the first transition from the
difference between the ideal levels.
Signal-to-Noise-and-Distortion Ratio (SINAD)
SINAD is the ratio of the rms value of the actual input signal to
the rms sum of all other spectral components that are less than
the Nyquist frequency, including harmonics but excluding dc.
The value of SINAD is expressed in decibels.
Spurious-Free Dynamic Range (SFDR)
SFDR is the difference, in decibels (dB), between the rms
amplitude of the input signal and the peak spurious signal.
Aperture Delay
Aperture delay is the measure of the acquisition performance
and is the time between the rising edge of the CNV input and
when the input signal is held for a conversion.
Effective Number of Bits (ENOB)
ENOB is a measurement of the resolution with a sine wave
input. It is related to SINAD as follows:
Transient Response
Transient response is the time required for the ADC to accurately
acquire its input after a full-scale step function is applied.
ENOB = (SINADdB − 1.76)/6.02
ENOB is expressed in bits.
Noise-Free Code Resolution
Noise-free code resolution is the number of bits beyond which it is
impossible to distinctly resolve individual codes. It is calculated as
Noise-Free Code Resolution = log2(2N/Peak-to-Peak Noise)
and is expressed in bits.
Rev. 0 | Page 12 of 26
Data Sheet
AD7915/AD7916
THEORY OF OPERATION
IN+
SWITCHES CONTROL
CONTROL
SW+
SW–
MSB
LSB
LSB
32,768C 16,384C
4C
4C
2C
2C
C
C
C
C
BUSY
REF
COMP
LOGIC
GND
32,768C 16,384C
MSB
OUTPUT CODE
CNV
IN–
Figure 28. ADC Simplified Schematic
During the acquisition phase, terminals of the array tied to the
input of the comparator are connected to GND via SW+ and
SW−. All independent switches are connected to the analog
inputs. Therefore, the capacitor arrays are used as sampling
capacitors and acquire the analog signal on the IN+ and IN−
inputs. When the acquisition phase is complete and the CNV
input goes high, a conversion phase is initiated.
CIRCUIT INFORMATION
The AD7915/AD7916 are high speed, low power, single-supply,
precise, 16-bit ADCs that use a successive approximation
architecture.
The AD7916 can convert 500,000 samples per second
(500 kSPS), whereas the AD7915 can convert 1,000,000 samples
per second (1 MSPS); both devices power down between con-
versions. When operating at 1 MSPS, the AD7915 typically
consumes 7 mW, making the ADC ideal for battery-powered
applications.
When the conversion phase begins, SW+ and SW− are opened
first. The two capacitor arrays are then disconnected from the
inputs and connected to the GND input. Therefore, the
differential voltage between the IN+ and IN− inputs captured at
the end of the acquisition phase is applied to the comparator
inputs, causing the comparator to become unbalanced. By
switching each element of the capacitor array between GND
and REF, the comparator input varies by binary-weighted
voltage steps (VREF/2, VREF/4 ... VREF/65,536). The control logic
toggles these switches, starting with the MSB, to bring the
comparator back into a balanced condition. After the
The AD7915/AD7916 provide the user with an on-chip track-
and-hold amplifier and do not exhibit any pipeline delay or
latency, making these devices ideal for multiple multiplexed
channel applications.
The AD7915/AD7916 can be interfaced to any 1.8 V to 5 V
digital logic family. They are available in a 10-lead MSOP or a
tiny 10-lead LFCSP that allows space savings and flexible
configurations.
completion of this process, the device returns to the acquisition
phase, and the control logic generates the ADC output code.
CONVERTER OPERATION
Because the AD7915/AD7916 have an on-board conversion
clock, the serial clock, SCK, is not required for the conversion
process.
The AD7915/AD7916 are a successive approximation ADCs
based on a charge redistribution digital-to-analog converter
(DAC). Figure 28 shows the simplified schematic of the ADC.
The capacitive DAC consists of two identical arrays of 18
binary-weighted capacitors, which are connected to the two
comparator inputs.
Rev. 0 | Page 13 of 26
AD7915/AD7916
Data Sheet
Transfer Functions
Table 6. Output Codes and Ideal Input Voltages
Analog Input
VREF = 5 V
Digital Output
Code (Hex)
0x7FFF1
0x00001
0x00000
0xFFFF
The ideal transfer characteristics for the AD7915/AD7916 are
shown in Figure 29 and Table 6.
Description
+FSR – 1 LSB
Midscale + 1 LSB
Midscale
Midscale – 1 LSB
–FSR + 1 LSB
–FSR
+4.999ꢀ47 V
+152.6 μV
0 V
−152.6 μV
−4.999ꢀ47 V
−5 V
011...111
011...110
011...101
0xꢀ001
0xꢀ0002
1 This is also the code for an overranged analog input (VIN+ − VIN− above VREF − VGND).
2 This is also the code for an underranged analog input (VIN+ − VIN− below VGND).
100...010
100...001
100...000
TYPICAL CONNECTION DIAGRAM
Figure 30 shows an example of the recommended connection
diagram for the AD7915/AD7916 when multiple supplies are
available.
–FSR
–FSR + 1 LSB
+FSR – 1 LSB
+FSR – 1.5 LSB
ANALOG INPUT
–FSR + 0.5 LSB
Figure 29. ADC Ideal Transfer Function
1
2.5V
REF
V+
V+
C
10µF
REF
2
100nF
1.8V TO 5.5V
100nF
20Ω
0V TO V
REF
VDD
VIO
REF
2.7nF
SDI/CS
IN+
IN–
V–
V+
SCK
SDO
CNV
AD7915/
AD7916
4
3-WIRE INTERFACE
20Ω
GND
V
TO 0V
REF
2.7nF
ADA4805-x3
V–
4
1
2
SEE THE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION.
IS USUALLY A 10µF CERAMIC CAPACITOR (X5R).
C
REF
SEE THE RECOMMENDED LAYOUT IN FIGURE 49 AND FIGURE 50.
SEE THE DRIVER AMPLIFIER CHOICE SECTION.
OPTIONAL FILTER. SEE THE ANALOG INPUTS SECTION.
3
4
Figure 30. Typical Application Diagram with Multiple Supplies
Rev. 0 | Page 14 of 26
Data Sheet
AD7915/AD7916
When the source impedance of the driving circuit is low, the
AD7915/AD7916 can be driven directly. Large source
impedances significantly affect the ac performance, especially
THD. The dc performances are less sensitive to the input
impedance. The maximum source impedance depends on the
amount of THD that can be tolerated. The THD degrades as a
function of the source impedance and the maximum input
frequency.
ANALOG INPUTS
Figure 31 shows an equivalent circuit of the input structure of
the AD7915/AD7916.
The two diodes, D1 and D2, provide ESD protection for the
analog inputs, IN+ and IN−. Care must be taken to ensure that
the analog input signal does not exceed the reference input
voltage (REF) by more than 0.3 V. If the analog input signal
exceeds this level, the diodes become forward-biased and start
conducting current. These diodes can handle a forward-biased
current of 130 mA maximum. However, if the supplies of the
input buffer (for example, the supplies of the ADA4805-1 or
ADA4805-2, shown as ADA4805-x in Figure 30) are different
from those of REF, the analog input signal may eventually
exceed the supply rails by more than 0.3 V. In such a case (for
example, an input buffer with a short circuit), the current
limitation can be used to protect the device.
DRIVER AMPLIFIER CHOICE
Although the AD7915/AD7916 are easy to drive, the driver
amplifier must meet the following requirements:
The noise generated by the driver amplifier must be kept
as low as possible to preserve the SNR and transition noise
performance of the AD7915/AD7916. The noise from the
driver is filtered by the one-pole, low-pass filter of the
AD7915/AD7916 analog input circuit made by RIN and CIN
or by the external filter, if one is used. Because the typical
noise of the AD7915/AD7916 is 60 μV rms, the SNR
degradation due to the amplifier is
REF
D1
D2
C
IN
R
IN
IN+ OR IN–
GND
C
PIN
60
SNRLOSS 20 log
π
2
602 f3dB (NeN )2
Figure 31. Equivalent Analog Input Circuit
The analog input structure allows the sampling of the true
differential signal between IN+ and IN−. By using these
differential inputs, signals common to both inputs are rejected.
90
where:
–3dB is the input bandwidth, in megahertz, of the AD7915/
f
AD7916 (10 MHz) or the cutoff frequency of the input
filter, if one is used.
N is the noise gain of the amplifier (for example, 1 in buffer
configuration).
eN is the equivalent input noise voltage of the op amp, in
nV/√Hz.
85
80
75
70
For ac applications, use a driver with a THD performance
commensurate with the AD7915/AD7916.
For multichannel, multiplexed applications, the driver
amplifier and the AD7915/AD7916 analog input circuit
must settle for a full-scale step onto the capacitor array at a
16-bit level (0.0015%, 15 ppm). In the data sheet of the
amplifier, settling at 0.1% to 0.01% is more commonly
specified. This settling may differ significantly from the
settling time at a 16-bit level and must be verified prior to
driver selection.
65
60
1k
10k
100k
FREQUENCY (Hz)
1M
10M
Figure 32. Analog Input CMRR vs. Frequency
During the acquisition phase, the impedance of the analog
inputs (IN+ or IN−) can be modeled as a parallel combination
of Capacitor CPIN and the network formed by the series connection
of RIN and CIN. CPIN is primarily the pin capacitance. RIN is typically
400 Ω and is a lumped component composed of serial resistors
and the on resistance of the switches. CIN is typically 30 pF and
is mainly the ADC sampling capacitor.
Table 7. Recommended Driver Amplifiers1
Amplifier
Typical Application
ADA4805-1/ADA4805-2
Very low noise, small, and low power
ADA4940-1
ADA4941-1
ADA4841-1/ADA4841-2
ADA4897-2
AD8655
Very low noise, low power, single to differential
Very low noise, low power, single to differential
Very low noise, small, and low power
Very low noise and high frequency
5 V single supply, low noise
During the sampling phase, when the switches are closed, the input
impedance is limited to CPIN. RIN and CIN make a one-pole, low-
pass filter that reduces undesirable aliasing effects and limits noise.
AD8605, AD8615
5 V single supply, low power
1 For the latest recommended drivers, see the product recommendations
listed on the AD7915/AD7916 product webpage.
Rev. 0 | Page 15 of 26
AD7915/AD7916
Data Sheet
R5
R3
R6
R4
+5V REF
+2.5V
10µF
+5.2V
100nF
100nF
REF
20Ω
20Ω
OUT–
OUT+
REF
VDD
IN+
IN–
2.7nF
2.7nF
AD7915/
AD7916
IN
GND
FB
ADA4941-1
–0.2V
R2
R1
±10V,
±5V, ..
C
F
Figure 33. Single-Ended to Differential Driver Circuit
SINGLE TO DIFFERENTIAL DRIVER
POWER SUPPLY
For applications using a single-ended analog signal, either bipolar
or unipolar, the ADA4941-1 single-ended to differential driver
allows a differential input to the device. The schematic is shown in
Figure 33. The ADA4940-1, which is a fully differential amplifier,
can be used as a single-ended to-differential driver as well.
The AD7915/AD7916 use two power supply pins: a core supply
(VDD) and a digital input/output interface supply (VIO). VIO
allows direct interface with any logic between 1.8 V and 5.5 V. To
reduce the number of supplies needed, VIO and VDD can be
tied together. The AD7915/AD7916 are independent of power
supply sequencing between VIO and VDD. Additionally, they are
insensitive to power supply variations over a wide frequency
range, as shown in Figure 34.
R1 and R2 set the attenuation ratio between the input range and
the ADC range (VREF). R1, R2, and CF are chosen depending on
the desired input resistance, signal bandwidth, antialiasing, and
noise contribution. For example, for the 10 V range with a 4 kΩ
impedance, R2 = 1 kΩ and R1 = 4 kΩ.
95
90
85
R3 and R4 set the common mode on the IN− input, and R5 and R6
set the common mode on the IN+ input of the ADC. Make sure
that the common mode is close to VREF/2. For example, for the
10 V range with a single supply, R3 = 8.45 kΩ, R4 = 11.8 kΩ,
R5 = 10.5 kΩ, and R6 = 9.76 kΩ.
80
75
70
65
60
VOLTAGE REFERENCE INPUT
The AD7915/AD7916 voltage reference input, REF, has a
dynamic input impedance and must, therefore, be driven by a
low impedance source with efficient decoupling between the
REF and GND pins, as explained in the Layout section.
1k
10k
100k
FREQUENCY (Hz)
1M
When REF is driven by a very low impedance source (for
example, a reference buffer using the AD8031, ADA4805-1 or
the AD8605), a 10 μF (X5R, 0805 size) ceramic chip capacitor is
appropriate for optimum performance.
Figure 34. Power Supply Rejection Ratio (PSRR) vs. Frequency
The AD7915/AD7916 power down automatically at the end of
each conversion phase.
DIGITAL INTERFACE
If an unbuffered reference voltage is used, the decoupling value
depends on the reference used. For instance, a 22 μF (X5R,
1206 size) ceramic chip capacitor is appropriate for optimum
performance using a low temperature drift ADR433 reference.
Although the AD7915/AD7916 have a reduced number of pins,
they offer flexibility in their serial interface modes.
CS
When in
mode, the AD7915/AD7916 are compatible with
If desired, a reference decoupling capacitor with values as small
as 2.2 μF can be used with a minimal impact on performance,
especially DNL.
SPI, QSPI™, MIRCROWIRE™, digital hosts, and DSPs. In this
mode, the AD7915/AD7916 can use either a 3-wire or 4-wire
interface. A 3-wire interface using the CNV, SCK, and SDO
signals minimizes wiring connections, which is useful, for
instance, in isolated applications. A 4-wire interface using the
Regardless, there is no need for an additional lower value ceramic
decoupling capacitor (for example, 100 nF) between the REF
and GND pins.
CS
SDI/ , CNV, SCK, and SDO signals allows CNV, which initiates
the conversions, to be independent of the readback timing (SDI).
Rev. 0 | Page 16 of 26
Data Sheet
AD7915/AD7916
This is useful in low jitter sampling or simultaneous sampling
applications.
in chain mode if SCK is high during the CNV rising edge
(see Figure 46).
When in chain mode, the AD7915/AD7916 provide a daisy-chain
feature using the SDI input for cascading multiple ADCs on a
single data line, similar to a shift register.
CS MODE, 3-WIRE, WITHOUT BUSY INDICATOR
This mode is usually used when a single AD7915/AD7916 is
connected to an SPI-compatible digital host. The connection
diagram is shown in Figure 35, and the corresponding timing is
given in Figure 36.
CS
The mode in which the device operates depends on the SDI/
CS
level when the CNV rising edge occurs. mode is selected if
CS CS
SDI/ is high, and chain mode is selected if SDI/ is low. The
CS
With SDI/ tied to VIO, a rising edge on CNV initiates a
CS
CS
SDI/ hold time is such that when SDI/ and CNV are
connected together, chain mode is always selected. In either
mode, the AD7915/AD7916 offers the option of forcing a start
bit in front of the data bits. This start bit can be used as a busy
signal indicator to interrupt the digital host and to trigger the
data reading. Otherwise, without a busy indicator, the user must
time out the maximum conversion time prior to readback.
CS
conversion, selects the
mode, and forces SDO to high
impedance. When the conversion is complete, the AD7915/
AD7916 enter the acquisition phase and power down. When
CNV goes low, the MSB is output onto SDO. The remaining data
bits are clocked by subsequent SCK falling edges. The data is valid
on both SCK edges. Although the rising edge can capture the
data, a digital host using the SCK falling edge allows a faster
reading rate, provided that it has an acceptable hold time. After
the 16th SCK falling edge or when CNV goes high (whichever
occurs first), SDO returns to high impedance.
The busy indicator feature is enabled
CS
mode if CNV or SDI is low when the ADC
in
conversion ends (see Figure 38 and Figure 42).
CONVERT
DIGITAL HOST
CNV
VIO
AD7915/
AD7916
SDI/CS
SDO
DATA IN
SCK
CLK
CS
Figure 35. Mode Without Busy Indicator, 3-Wire Connection Diagram (SDI High)
SDI/CS = 1
tCYC
CNV
tCONV
tACQ
ACQUISITION
CONVERSION
ACQUISITION
tSCK
tSCKL
SCK
SDO
1
2
3
14
15
16
tHSDO
tSCKH
tDSDO
tEN
tDIS
D15
D14
D13
D1
D0
CS
Figure 36. Mode Without Busy Indicator, 3-Wire Serial Interface Timing (SDI High)
Rev. 0 | Page 17 of 26
AD7915/AD7916
Data Sheet
SCK edges. Although the rising edge can capture the data, a
CS MODE 3-WIRE, WITH BUSY INDICATOR
digital host using the SCK falling edge allows a faster reading
rate provided it has an acceptable hold time. After the optional
17th SCK falling edge, or when CNV goes high (whichever
occurs first), SDO returns to high impedance.
This mode is typically used when a single AD7915/AD7916 is
connected to an SPI-compatible digital host having an interrupt
input.
The connection diagram is shown in Figure 37, and the
corresponding timing is given in Figure 38.
If multiple AD7915/AD7916 devices are selected at the same
time, the SDO output pin handles this contention without
damage or induced latch-up. Meanwhile, it is recommended to
keep this contention as short as possible to limit extra power
dissipation.
With SDI tied to VIO, a rising edge on CNV initiates a
CS
conversion, selects the
mode, and forces SDO to high
impedance. SDO is maintained in high impedance until the
completion of the conversion irrespective of the state of CNV.
Prior to the minimum conversion time, CNV can select other
SPI devices, such as analog multiplexers, but CNV must be
returned low before the minimum conversion time elapses and
then held low for the maximum conversion time to guarantee
the generation of the busy signal indicator. When the
CONVERT
VIO
47kꢀ
CNV
DIGITAL HOST
VIO
AD7915/
AD7916
SDI
SDO
DATA IN
conversion is complete, SDO goes from high impedance to low.
With a pull-up on the SDO line, this transition can be used as an
interrupt signal to initiate the data reading controlled by the
digital host. The AD7915/AD7916 then enters the acquisition
phase and powers down. The data bits are clocked out, MSB
first, by subsequent SCK falling edges. The data is valid on both
SCK
IRQ
CLK
CS
Figure 37. 3-Wire Mode with Busy Indicator Connection Diagram
(SDI High)
SDI = 1
t
CYC
t
CNVH
CNV
t
t
ACQ
CONV
AQUISITION
CONVERSION
AQUISITION
t
SCK
t
SCKL
1
2
3
15
16
17
SCK
SDO
t
t
HSDO
SCKH
t
t
DIS
DSDO
D15
D14
D1
D0
CS
Figure 38. 3-Wire Mode with Busy Indicator Serial Interface Timing (SDI High)
Rev. 0 | Page 1ꢀ of 26
Data Sheet
AD7915/AD7916
minimum conversion time elapses and then held high for the
maximum possible conversion time. When the conversion is
complete, the AD7915/AD7916 enter the acquisition phase and
CS MODE, 4-WIRE, WITHOUT BUSY INDICATOR
This mode is usually used when multiple AD7915/AD7916
devices are connected to an SPI-compatible digital host.
CS
power down. Each ADC result can be read by bringing its SDI/
A connection diagram example using two AD7915/AD7916
devices is shown in Figure 39, and the corresponding timing is
given in Figure 40.
input low, which consequently outputs the MSB onto SDO. The
remaining data bits are then clocked by subsequent SCK falling
edges. The data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the SCK
falling edge allows a faster reading rate, provided that it has an
acceptable hold time. After the 16th SCK falling edge or when
With SDI high, a rising edge on CNV initiates a conversion,
CS
selects SDI/ mode, and forces SDO to high impedance. In
this mode, CNV must be held high during the conversion phase
CS
SDI/ goes high (whichever occurs first), SDO returns to high
CS
and the subsequent data read back; if SDI/ and CNV are low,
impedance and another AD7915/AD7916 can be read.
SDO is driven low. Prior to the minimum conversion time,
CS
SDI/ can be used to select other SPI devices, such as analog
CS
multiplexers, but SDI/ must be returned high before the
CS2
CS1
CONVERT
CNV
CNV
DIGITAL HOST
AD7915/
AD7916
AD7915/
AD7916
SDI/CS
SDO
SDI/CS
SDO
SCK
SCK
DATA IN
CLK
CS
Figure 39. Mode Without Busy Indicator, 4-Wire Connection Diagram
tCYC
CNV
tACQ
tCONV
ACQUISITION
tSSDICNV
CONVERSION
ACQUISITION
SDI/CS (CS1)
tHSDICNV
SDI/CS (CS2)
tSCK
tSCKL
SCK
SDO
1
2
3
14
15
16
17
18
30
31
32
tHSDO
tSCKH
tDSDO
tDIS
tEN
D15
D14
D13
D1
D0
D15
D14
D1
D0
CS
Figure 40. Mode Without Busy Indicator, 4-Wire Serial Interface Timing
Rev. 0 | Page 19 of 26
AD7915/AD7916
Data Sheet
With a pull-up on the SDO line, this transition can be used as
an interrupt signal to initiate the data readback controlled by
the digital host. The AD7915/AD7916 then enters the
acquisition phase and powers down. The data bits are clocked
out, MSB first, by subsequent SCK falling edges. The data is
valid on both SCK edges. Although the rising edge can be used
to capture the data, a digital host using the SCK falling edge
allows a faster reading rate provided it has an acceptable hold
time. After the optional 17th SCK falling edge or SDI going
high, whichever is earlier, the SDO returns to high impedance.
CS MODE 4-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7915/AD7916 is
connected to an SPI-compatible digital host that has an interrupt
input, and it is desired to keep CNV, which is used to sample the
analog input, independent of the signal used to select the data
reading. This requirement is particularly important in applications
where low jitter on CNV is desired.
The connection diagram is shown in Figure 41, and the
corresponding timing is given in Figure 42.
With SDI high, a rising edge on CNV initiates a conversion,
CS1
CS
selects the
mode, and forces SDO to high impedance. In this
CONVERT
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned low before the minimum conversion
time elapses and then held low for the maximum conversion
time to guarantee the generation of the busy signal indicator.
When the conversion is complete, SDO goes from high impedance
to low.
VIO
CNV
DIGITAL HOST
47kꢀ
AD7915/
AD7916
SDI
SDO
DATA IN
SCK
IRQ
CLK
CS
Figure 41. 4-Wire Mode with Busy Indicator Connection Diagram
tCYC
CNV
tCONV
tACQ
AQUISITION
CONVERSION
AQUISITION
tSSDICNV
SDI
tSCK
tHSDICNV
tSCKL
1
2
3
15
16
17
SCK
SDO
tSCKH
tHSDO
tDSDO
tDIS
tEN
D15
D14
D1
D0
CS
Figure 42. 4-Wire Mode with Busy Indicator Serial Interface Timing
Rev. 0 | Page 20 of 26
Data Sheet
AD7915/AD7916
conversion phase and the subsequent data readback. When the
conversion is complete, the MSB is output onto SDO and the
AD7915/AD7916 enter the acquisition phase and power down.
The remaining data bits stored in the internal shift register are
clocked by subsequent SCK falling edges. For each ADC, SDI
feeds the input of the internal shift register and is clocked by the
SCK falling edge. Each ADC in the chain outputs its data MSB
first, and 16 × N clocks are required to read back the N ADCs.
The data is valid on both SCK edges. Although the rising edge
can be used to capture the data, a digital host using the SCK
falling edge allows a faster reading rate and, consequently, more
AD7915/AD7916 devices in the chain, provided that the digital
host has an acceptable hold time. The maximum conversion rate
may be reduced due to the total readback time.
CHAIN MODE, WITHOUT BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7915/
AD7916 devices on a 3-wire serial interface. This feature is
useful for reducing component count and wiring connections,
for example, in isolated multiconverter applications or for
systems with a limited interfacing capacity. Data readback is
analogous to clocking a shift register.
A connection diagram example using two AD7915/AD7916
devices is shown in Figure 43, and the corresponding timing is
given in Figure 44.
CS
When SDI/ and CNV are low, SDO is driven low. With SCK
low, a rising edge on CNV initiates a conversion, and selects the
chain mode. In this mode, CNV is held high during the
CONVERT
CNV
CNV
DIGITAL HOST
DATA IN
AD7915/
AD7916
AD7915/
AD7916
SDI/CS
SDO
SDI/CS
SDO
A
SCK
B
SCK
CLK
Figure 43. Chain Mode Without Busy Indicator Connection Diagram
SDI/CS = 0
A
tCYC
CNV
tACQ
tCONV
ACQUISITION
CONVERSION
ACQUISITION
tSCK
tSCKL
tSSCKCNV
SCK
1
A
B
2
3
A
B
14
15
16
17
18
30
31
32
tHSCKCNV
tSSDISCK
tSCKH
tHSDISCK
tEN
D
D
15
D
14
D
D
13
13
D
1
1
D
0
SDO = SDI/CS
A
A
A
A
B
tHSDO
tDSDO
15
D
14
D
D
0
D
15
D
14
A
D
1
D 0
A
SDO
B
B
B
B
A
A
Figure 44. Chain Mode Without Busy Indicator Serial Interface Timing
Rev. 0 | Page 21 of 26
AD7915/AD7916
Data Sheet
completed their conversions, the SDO pin of the ADC closest to
the digital host (see the AD7915/AD7916 ADC labeled C in
Figure 45) is driven high. This transition on SDO can be used as
a busy indicator to trigger the data readback controlled by the
digital host. The AD7915/AD7916 then enter the acquisition
phase and powers down. The data bits stored in the internal
shift register are clocked out, MSB first, by subsequent SCK
falling edges. For each ADC, SDI feeds the input of the internal
shift register and is clocked by the SCK falling edge. Each ADC
in the chain outputs its data MSB first, and 16 × N + 1 clocks are
required to readback the N ADCs. Although the rising edge can
be used to capture the data, a digital host using the SCK falling
edge allows a faster reading rate and, consequently, more AD7915/
AD7916 devices in the chain, provided that the digital host has
an acceptable hold time.
CHAIN MODE WITH BUSY INDICATOR
This mode can also be used to daisy-chain multiple AD7915/
AD7916 devices on a 3-wire serial interface while providing a
busy indicator. This feature is useful for reducing component
count and wiring connections, for example, in isolated multi-
converter applications or for systems with a limited interfacing
capacity. Data readback is analogous to clocking a shift register.
A connection diagram example using three AD7915/AD7916
devices is shown in Figure 45, and the corresponding timing is
given in Figure 46.
When SDI and CNV are low, SDO is driven low. With SCK
high, a rising edge on CNV initiates a conversion, selects the
chain mode, and enables the busy indicator feature. In this
mode, CNV is held high during the conversion phase and the
subsequent data readback. When all ADCs in the chain have
CONVERT
CNV
CNV
CNV
DIGITAL HOST
AD7915/
AD7916
A
AD7915/
AD7916
B
AD7915/
AD7916
C
SDI
SDO
SDI
SDO
SDI
SDO
DATA IN
SCK
SCK
SCK
IRQ
CLK
Figure 45. Chain Mode with Busy Indicator Connection Diagram
tCYC
CNV = SDI
A
tCONV
tACQ
AQUISITION
CONVERSION
AQUISITION
tSCK
tSCKH
tSSDICNV
SCK
1
2
A
3
4
15
16
17
18
19
31
32
33
34
35
47
48
49
tSSDISCK
tHSDICNV
tSCKL
tDSDOSDI
tHSDISC
tEN
D
15
D
14
D
13
D
A
1
D
0
0
SDO = SDI
A
A
A
A
B
tHSDO
tDSDOSDI
tDSDO
tDSDOSDI
tDSDOSDI
SDO = SDI
B
C
D
15
D
14
D
13
D
1
D
D
15
D
14
D
1
D 0
A
B
B
B
B
B
A
A
A
tDSDODSI
SDO
C
D
15
D
14
D
13
D
1
D
0
D
15
D
14
D
1
D
0
D
15
D
14
D
1
D 0
A
C
C
C
C
C
B
B
B
B
A
A
A
Figure 46. Chain Mode with Busy Indicator Serial Interface Timing
Rev. 0 | Page 22 of 26
Data Sheet
AD7915/AD7916
APPLICATIONS INFORMATION
INTERFACING TO BLACKFIN DSP
LAYOUT
The AD7915/AD7916 can easily connect to a Blackfin® DSP SPI
or SPORT. The SPI configuration is straightforward using the
standard SPI interface, as shown in Figure 47.
Design the printed circuit board that houses the AD7915/
AD7916 so that the analog and digital sections are separated
and confined to certain areas of the board. The pinout of the
AD7915/AD7916, with its analog signals on the left side and its
digital signals on the right side, eases this task.
SPI_CLK
SPI_MISO
SPI_MOSI
SCK
SDO
CNV
AD7915/
AD7916
Avoid running digital lines under the device because these
couple noise onto the die, unless a ground plane under the
AD7915/AD7916 is used as a shield. Do not run fast switching
signals, such as CNV or clocks, near analog signal paths. Avoid
crossover of digital and analog signals.
DSP
Figure 47. Typical Connection to Blackfin SPI Interface
Similarly, the SPORT interface can be used to interface to this
ADC. The SPORT interface has some benefits in that it can use
direct memory access (DMA) and provides a lower jitter CNV
signal generated from a hardware counter.
Using at least one ground plane is recommended. It can be
common or split between the digital and analog sections. In the
latter case, join the planes underneath the AD7915/AD7916
devices.
Some glue logic may be required between SPORT and the
AD7915/AD7916 interface. The evaluation board for the
AD7915/AD7916 interfaces directly to the SPORT of the
Blackfin-based (ADSP-BF527) SDP board. The configuration
used for the SPORT interface requires the addition of some glue
logic as shown in Figure 48. The SCK input to the ADC was
gated off when CNV was high to keep the SCK line static while
converting the data, thereby ensuring the best integrity of the
result. This approach uses an AND gate and a NOT gate for the
SCK path. The other logic gates used on the RSCLK and RFS
paths are for delay matching purposes and may not be
necessary when path lengths are short.
The AD7915/AD7916 voltage reference input, REF, has a
dynamic input impedance. Decouple REF with minimal
parasitic inductances by placing the reference decoupling
ceramic capacitor close to, but ideally right up against, the REF
and GND pins and connecting them with wide, low impedance
traces.
Finally, decouple the power supplies of the AD7915/AD7916,
VDD and VIO, with ceramic capacitors, typically 100 nF, placed
close to the AD7915/AD7916 and connected using short, wide
traces to provide low impedance paths and to reduce the effect
of glitches on the power supply lines.
An example of a layout following these rules is shown in
Figure 49 and Figure 50.
This is one approach to using the SPORT interface for this
ADC; there may be other solutions similar to this approach.
VDRIVE
DR
SDO
AD7915/
AD7916
SCK
RSCLK
TSCLK
RFS
TFS
DSP
CNV
Figure 48. Evaluation Board Connection to Blackfin Sport Interface
Rev. 0 | Page 23 of 26
AD7915/AD7916
Data Sheet
EVALUATING AD7915/AD7916 PERFORMANCE
Other recommended layouts for the AD7915/AD7916 are
outlined in UG-340, the user guide of the evaluation board for the
AD7915/AD7916 (EVAL-AD7915SDZ/EVAL-AD7916SDZ). The
evaluation board package includes a fully assembled and tested
evaluation board, the user guide, and software for controlling
the board from a PC via the EVAL-SDP-CB1Z.
AD7915/
AD7916
Figure 50. Recommended Layout of the AD7915/AD7916 (Bottom Layer)
Figure 49. Recommended Layout of the AD7915/AD7916 (Top Layer)
Rev. 0 | Page 24 of 26
Data Sheet
AD7915/AD7916
OUTLINE DIMENSIONS
3.10
3.00
2.90
10
1
6
5
5.15
4.90
4.65
3.10
3.00
2.90
PIN 1
IDENTIFIER
0.50 BSC
0.95
0.85
0.75
15° MAX
1.10 MAX
0.70
0.55
0.40
0.15
0.05
0.23
0.13
6°
0°
0.30
0.15
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-187-BA
Figure 51. 10-Lead Mini Small Outline Package [MSOP]
(RM-10)
Dimensions shown in millimeters
2.48
2.38
2.23
3.10
3.00 SQ
0.50 BSC
2.90
10
6
PIN 1 INDEX
EXPOSED
PAD
1.74
1.64
1.49
AREA
0.50
0.40
0.30
0.20 MIN
1
5
BOTTOM VIEW
TOP VIEW
PIN 1
INDICATOR
(R 0.15)
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
0.80
0.75
0.70
0.05 MAX
0.02 NOM
COPLANARITY
0.08
SECTION OF THIS DATA SHEET.
SEATING
PLANE
0.30
0.25
0.20
0.20 REF
Figure 52. 10-Lead Lead Frame Chip Scale Package [LFCSP_WD]
3 mm × 3 mm Body, Very Very Thin, Dual Lead (CP-10-9)
Dimensions shown in millimeters
ORDERING GUIDE
Package
Option
Ordering
Quantity
Model1, 2, 3
Temperature Range
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
Package Description
Branding
Cꢀ5
Cꢀ5
Cꢀ7
Cꢀ6
AD7915BRMZ
10-Lead MSOP, Tube
RM-10
RM-10
CP-10-9
RM-10
RM-10
CP-10-9
50
AD7915BRMZ-RL7
AD7915BCPZ-RL7
AD7916BRMZ
10-Lead MSOP, 7” Tape and Reel
10-Lead LFCSP_WD, 7” Tape and Reel
10-Lead MSOP, Tube
10-Lead MSOP, 7” Tape and Reel
10-Lead LFCSP_WD, 7” Tape and Reel
Evaluation Board
Evaluation Board
System Demonstration Board, Used as a Controller
Board for Data Transfer via a USB Interface to PC
1,000
1,500
50
1,000
1,500
AD7916BRMZ-RL7
AD7916BCPZ-RL7
EVAL-AD7915SDZ
EVAL-AD7916SDZ
EVAL-SDP-CB1Z
Cꢀ6
Cꢀ7
1 Z = RoHS Compliant Part.
2 The EVAL-AD7915DZ and EVAL-AD7916SDZ boards can be used as standalone evaluation boards, or in conjunction with the EVAL-SDP-CB1Z for evaluation and
demonstration purposes.
3 The EVAL-SDP-CB1Z board allows a PC to control and communicate with all Analog Devices, Inc., evaluation boards ending in the SD designator.
Rev. 0 | Page 25 of 26
AD7915/AD7916
NOTES
Data Sheet
©2015 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D12583-0-3/15(0)
Rev. 0 | Page 26 of 26
相关型号：
AD7920AKS
IC 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO6, PLASTIC, MO-203AB, SC-70, 6 PIN, Analog to Digital Converter
ADI
©2020 ICPDF网 联系我们和版权申明