VSC7108XVP-01 [VITESSE]
VSC7104 - Quad Signal Conditioner, VSC7108 â Octal Signal Conditioner;型号: | VSC7108XVP-01 |
厂家: | VITESSE SEMICONDUCTOR CORPORATION |
描述: | VSC7104 - Quad Signal Conditioner, VSC7108 â Octal Signal Conditioner |
文件: | 总2页 (文件大小:466K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
NETWORK PRODUCTS
VSC7104, VSC7108
VSC7104 – Quad Signal Conditioner, VSC7108 – Octal Signal Conditioner
B E N E F I T S :
ꢀEnables Operation at Higher Data Rates and/or Improves Operating Margins
ꢀControls Difficult Signal Integrity Problems
ꢀAsynchronous Operation Allows Application Across any Data Format and Rate
ꢀLow Skew Enables Precision Fan-out Buffering
S P E C I F I C A T I O N S :
ꢀ0 to 6.5 Gbps Data Rate
ꢀ20ps Added Jitter
ꢀ20ps Channel to Channel Skew
A P P L I C A T I O N S :
ꢀ2.5V Power Supply with a 3.3V Option
ꢀ50ps Output Rise/Fall Time
ꢀBackplane Signal Enhancement
ꢀWideband Signal Clean-up
ꢀLine Driver/receiver
ꢀ50Ω Output Source Termination
ꢀ100Ω Input Differential Termination
ꢀ250mW Per Channel Power Dissipation
ꢀ100mV – 2400mV Input Signal Range
ꢀ550mV – 1100mV Programmable Output Swing
F E A T U R E S :
ꢀHigh Data Rate Support, up to 6.5 Gbps
ꢀIntegrated Equalization
ꢀGlobal Programmable Input Signal Equalization (ISE) and
Output Drive Levels
V S C 7 1 0 8 B L O C K D I A G R A M :
ꢀSoft Power-down for Unused Channels
ꢀCompact Form Factor
ꢀSingle Supply Operation
EQ
EQ
ꢀHighly Programmable
Differential
Input
Differential
Output
ꢀRobust Operation Across Voltage and Temperature
ꢀFully Asynchronous Operation
ꢀExcellent Crosstalk and Noise Immunity
Control I/F
Output Pre-emphasis Control
Input EQ Control
.
PB-VSC7104,7108-001
VSC7104,VSC7108
VSC7104 – Quad Signal Conditioner, VSC7108 – Octal Signal Conditioner
G E N E R A L D E S C R I P T I O N :
The VSC7108 and VSC7104 are Signal
output effectively absorb the effects of signal loss through
copper interconnect, either printed circuit board traces or
cable. A high degree of signal integrity is maintained
throughout the chip by fully differential signal paths. The
signal path is unregistered and fully asynchronous so that
there are no restrictions on the phase, frequency, or signal
pattern on any input. Each high-speed output is a fully
differential switched current driver with on-die terminations
for maximum signal integrity.
Conditioners designed to carry broadband
data streams, enabling next generation
backplane designs and extending the life
of existing backplanes. The function of
these devices is simple yet powerful,
creating multiple applications just about anywhere high-
speed signals are present.
The integrated equalization capabilities at both the input and
Signal Conditioning Application
Lossy Backplane
7108
ASIC
ASIC
7108
Cable
Serial Repeater as a Multiple Rate/Multiple Protocol Serializer with Signal Clean-Up
1.25Gbps
2.5Gbps
1.25Gbps
2.5Gbps
4x1.0 - 4.25Gb/s
4x1.0 - 4.25Gb/s
4x1.0 - 4.25Gb/s
4x1.0 - 4.25Gb/s
VSC7104
C104
ASIC/FPGA
with Integrated
SerDes
VSC7104
Copper Cable
3.125Gbps
4.25Gbps
3.125Gbps
4.25Gbps
For more information on Vitesse Products visit the Vitesse web site
at www.vitesse.com or contact Vitesse Sales at (800) VITESSE
or sales@vitesse.com
741 Calle Plano
Vitesse, ASIC-Friendly, FibreTimer, TimeStream and Snoop Loop are trademarks of Vitesse Semiconductor Corporation.
All other trademarks or registered trademarks mentioned herein are the property of their respective holders. Vitesse
Semiconductor Corporation ("Vitesse") retains the right to make changes to its products or specifications to improve
performance, reliability or manufacturability. All information in this document, including descriptions of features,
functions, performance, technical specifications and availability, is subject to change without notice at any time.
Camarillo, CA 93012, USA
Tel: +1 805.388.3700
Fax: +1 805.987.5896
www.vitesse.com
相关型号:
VSC7121
Quad Port Bypass Circuit for 1.0625 Gbit/sec Fibre Channel Arbitrated Loop Disk Arrays
VITESSE
VSC7122
Quad Port Bypass Circuit for 1.0625 Gbit/sec Fibre Channel Arbitrated Loop Disk Arrays
VITESSE
VSC7122QM
Quad Port Bypass Circuit for 1.0625 Gbit/sec Fibre Channel Arbitrated Loop Disk Arrays
VITESSE
©2020 ICPDF网 联系我们和版权申明