XIO2213A_10 [TI]
PCI Express to 1394b OHCI with 3-Port PHY; PCI Express至1394b的OHCI 3端口PHY
| 型号： | XIO2213A_10 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | PCI Express to 1394b OHCI with 3-Port PHY |
| 文件： | 总186页 (文件大小：1827K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
Data Manual
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Literature Number: SCPS183A
October 2007–Revised March 2008
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Contents
1
2
Introduction....................................................................................................................... 13
XIO2213A Features........................................................................................................ 13
Overview ........................................................................................................................... 14
1.1
2.1
2.2
2.3
2.4
2.5
2.6
2.7
Description .................................................................................................................. 14
Related Documents ........................................................................................................ 16
Trademarks ................................................................................................................. 16
Documents Conventions .................................................................................................. 16
Ordering Information ....................................................................................................... 17
Terminal Assignments ..................................................................................................... 17
Terminal Descriptions...................................................................................................... 21
3
Feature/Protocol Descriptions.............................................................................................. 29
3.1
Power-Up/-Down Sequencing ............................................................................................ 29
3.1.1
Power-Up Sequence ............................................................................................ 30
Power-Down Sequence......................................................................................... 31
3.1.2
3.2
3.3
XIO2213A Reset Features ................................................................................................ 31
PCI Express Interface ..................................................................................................... 32
3.3.1
3.3.2
3.3.3
3.3.4
External Reference Clock ...................................................................................... 32
Beacon and Wake............................................................................................... 32
Initial Flow Control Credits ..................................................................................... 32
PCI Express Message Transactions.......................................................................... 33
3.4
3.5
PCI Interrupt Conversion to PCI Express Messages.................................................................. 34
Two-Wire Serial-Bus Interface............................................................................................ 34
3.5.1
3.5.2
3.5.3
3.5.4
Serial-Bus Interface Implementation .......................................................................... 34
Serial-Bus Interface Protocol................................................................................... 35
Serial-Bus EEPROM Application .............................................................................. 37
Accessing Serial-Bus Devices Through Softwaree ......................................................... 39
3.6
3.7
3.8
3.9
Advanced Error Reporting Registers .................................................................................... 40
Data Error Forwarding Capability ........................................................................................ 40
General-Purpose I/O Interfacee .......................................................................................... 40
Set Slot Power Limit Functionality ....................................................................................... 40
3.10 PCI Express and PCI Bus Power Management........................................................................ 41
3.11 1394b OHCI Controller Functionality .................................................................................... 42
3.11.1 1394b OHCI Power Management............................................................................. 42
3.11.2 1394b OHCI and VAUX .......................................................................................... 42
3.11.3 1394b OHCI and Reset Options............................................................................... 42
3.11.4 1394b OHCI PCI Bus Master .................................................................................. 42
3.11.5 1394b OHCI Subsystem Identification........................................................................ 43
3.11.6 1394b OHCI PME Support ..................................................................................... 43
Classic PCI Configuration Space.......................................................................................... 44
4
4.1
4.2
4.3
4.4
4.5
4.6
4.7
4.8
4.9
Vendor ID Register......................................................................................................... 45
Device ID Register ......................................................................................................... 45
Command Register ........................................................................................................ 45
Status Register ............................................................................................................. 47
Class Code and Revision ID Register ................................................................................... 48
Cache Line Size Register ................................................................................................. 48
Primary Latency Timer Register.......................................................................................... 48
Header Type Register ..................................................................................................... 49
BIST Register............................................................................................................... 49
4.10 Device Control Base Address Register ................................................................................. 49
4.11 Scratchpad RAM Base Address.......................................................................................... 49
2
Contents
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.12 Primary Bus Number Register............................................................................................ 50
4.13 Secondary Bus Number Register ........................................................................................ 50
4.14 Subordinate Bus Number Register ...................................................................................... 50
4.15 Secondary Latency Timer Register ...................................................................................... 51
4.16 I/O Base Register .......................................................................................................... 52
4.17 I/O Limit Register........................................................................................................... 52
4.18 Secondary Status Register................................................................................................ 53
4.19 Memory Base Register .................................................................................................... 54
4.20 Memory Limit Register..................................................................................................... 54
4.21 Prefetchable Memory Base Register .................................................................................... 54
4.22 Prefetchable Memory Limit Register..................................................................................... 55
4.23 Prefetchable Base Upper 32 Bits Register.............................................................................. 55
4.24 Prefetchable Limit Upper 32 Bits Register .............................................................................. 55
4.25 I/O Base Upper 16 Bits Register ......................................................................................... 56
4.26 I/O Limit Upper 16 Bits Register.......................................................................................... 56
4.27 Capabilities Pointer Register.............................................................................................. 56
4.28 Interrupt Line Register ..................................................................................................... 57
4.29 Interrupt Pin Register ...................................................................................................... 57
4.30 Bridge Control Register.................................................................................................... 58
4.31 Capability ID Register...................................................................................................... 60
4.32 Next Item Pointer Register ................................................................................................ 60
4.33 Power Management Capabilities Register .............................................................................. 60
4.34 Power Management Control/Status Register........................................................................... 61
4.35 Power Management Bridge Support Extension Register ............................................................. 61
4.36 Power Management Data Register ...................................................................................... 62
4.37 MSI Capability ID Register ................................................................................................ 62
4.38 Next Item Pointer Register ................................................................................................ 62
4.39 MSI Message Control Register........................................................................................... 63
4.40 MSI Message Lower Address Register ................................................................................. 63
4.41 MSI Message Upper Address Register ................................................................................. 64
4.42 MSI Message Data Register.............................................................................................. 64
4.43 Capability ID Register...................................................................................................... 65
4.44 Next Item Pointer Register ............................................................................................... 65
4.45 Subsystem Vendor ID Register........................................................................................... 65
4.46 Subsystem ID Register .................................................................................................... 65
4.47 PCI Express Capability ID Register...................................................................................... 65
4.48 Next Item Pointer Register ................................................................................................ 66
4.49 PCI Express Capabilities Register ....................................................................................... 66
4.50 Device Capabilities Register.............................................................................................. 67
4.51 Device Control Register ................................................................................................... 68
4.52 Device Status Register .................................................................................................... 69
4.53 Link Capabilities Register ................................................................................................. 70
4.54 Link Control Register ...................................................................................................... 71
4.55 Link Status Register........................................................................................................ 72
4.56 Serial-Bus Data Register .................................................................................................. 72
4.57 Serial-Bus Word Address Register....................................................................................... 72
4.58 Serial-Bus Slave Address Register ..................................................................................... 73
4.59 Serial-Bus Control and Status Register ................................................................................. 73
4.60 GPIO Control Register..................................................................................................... 75
4.61 GPIO Data Register........................................................................................................ 76
4.62 Control and Diagnostic Register 0 ....................................................................................... 77
4.63 Control and Diagnostic Register 1 ....................................................................................... 78
4.64 PHY Control and Diagnostic Register 2................................................................................. 80
Contents
3
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.65 Subsystem Access Register .............................................................................................. 80
4.66 General Control Register.................................................................................................. 81
4.67 TI Proprietary Register .................................................................................................... 83
4.68 TI Proprietary Register .................................................................................................... 83
4.69 TI Proprietary Register..................................................................................................... 84
4.70 Arbiter Control Register ................................................................................................... 85
4.71 Arbiter Request Mask Registert .......................................................................................... 86
4.72 Arbiter Time-Out Status Register ........................................................................................ 86
4.73 TI Proprietary Register..................................................................................................... 87
4.74 TI Proprietary Register .................................................................................................... 87
4.75 TI Proprietary Register..................................................................................................... 87
PCI Express Extended Configuration Space .......................................................................... 89
5
5.1
5.2
5.3
5.4
5.5
5.6
5.7
5.8
5.9
Advanced Error Reporting Capability ID Register ..................................................................... 89
Next Capability Offset/Capability Version Register .................................................................... 89
Uncorrectable Error Status Register..................................................................................... 91
Uncorrectable Error Mask Register ...................................................................................... 91
Uncorrectable Error Severity Register................................................................................... 93
Correctable Error Status Register........................................................................................ 94
Correctable Error Mask Register......................................................................................... 95
Advanced Error Capabilities and Control Register..................................................................... 96
Header Log Register....................................................................................................... 96
5.10 Secondary Uncorrectable Error Status Register ....................................................................... 97
5.11 Secondary Uncorrectable Error Mask Register ........................................................................ 98
5.12 Secondary Uncorrectable Error Severity................................................................................ 99
5.13 Secondary Error Capabilities and Control Register .................................................................. 100
5.14 Secondary Header Log Register........................................................................................ 101
Memory-Mapped TI Proprietary Register Space.................................................................... 102
6
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
Device Control Map ID Register ........................................................................................ 102
Revision ID Register...................................................................................................... 103
GPIO Control Register ................................................................................................... 103
GPIO Data Register ...................................................................................................... 104
Serial-Bus Data Register ................................................................................................ 105
Serial-Bus Word Address Register ..................................................................................... 105
Serial-Bus Slave Address Register .................................................................................... 105
Serial-Bus Control and Status Register................................................................................ 105
7
1394 OHCI—PCI Configuration Space ................................................................................. 107
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
Vendor ID Register ....................................................................................................... 108
Device ID Register........................................................................................................ 108
Command Register ....................................................................................................... 108
Status Register............................................................................................................ 109
Class Code and Revision ID Register ................................................................................. 110
Cache Line Size and Latency Timer Register ........................................................................ 110
Header Type and BIST Register........................................................................................ 111
OHCI Base Address Register ........................................................................................... 111
TI Extension Base Address Register................................................................................... 112
7.10 CIS Base Address Register ............................................................................................. 113
7.11 CIS Pointer Register...................................................................................................... 113
7.12 Subsystem Identification Register ...................................................................................... 113
7.13 Power Management Capabilities Pointer Register ................................................................... 114
7.14 Interrupt Line and Pin Register ......................................................................................... 114
7.15 MIN_GNT and MAX_LAT Register..................................................................................... 114
7.16 OHCI Control Register ................................................................................................... 115
4
Contents
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
7.17 Capability ID and Next Item Pointer Registers ....................................................................... 115
7.18 Power Management Capabilities Register ............................................................................ 116
7.19 Power Management Control and Status Register.................................................................... 116
7.20 Power Management Extension Registers ............................................................................. 117
7.21 PCI Miscellaneous Configuration Register ............................................................................ 118
7.22 Link Enhancement Control Register ................................................................................... 119
7.23 Subsystem Access Register............................................................................................. 121
1394 OHCI Memory-Mapped Register Space ........................................................................ 122
8
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
8.9
OHCI Version Register................................................................................................... 124
GUID ROM Register ..................................................................................................... 125
Asynchronous Transmit Retries Register.............................................................................. 126
CSR Data Register ...................................................................................................... 126
CSR Compare Register.................................................................................................. 127
CSR Control Register .................................................................................................... 127
Configuration ROM Header Register................................................................................... 127
Bus Identification Register............................................................................................... 128
Bus Options Register..................................................................................................... 128
8.10 GUID High Register ...................................................................................................... 129
8.11 GUID Low Register....................................................................................................... 130
8.12 Configuration ROM Mapping Register ................................................................................. 130
8.13 Posted Write Address Low Register ................................................................................... 130
8.14 Posted Write Address High Register................................................................................... 131
8.15 Vendor ID Register ....................................................................................................... 131
8.16 Host Controller Control Register........................................................................................ 131
8.17 Self-ID Buffer Pointer Register.......................................................................................... 133
8.18 Self-ID Count Register ................................................................................................... 133
8.19 Isochronous Receive Channel Mask High Register.................................................................. 134
8.20 Isochronous Receive Channel Mask Low Register .................................................................. 135
8.21 Interrupt Event Register.................................................................................................. 135
8.22 Interrupt Mask Register .................................................................................................. 137
8.23 Isochronous Transmit Interrupt Event Register....................................................................... 139
8.24 Isochronous Transmit Interrupt Mask Register ....................................................................... 139
8.25 Isochronous Receive Interrupt Event Register........................................................................ 140
8.26 Isochronous Receive Interrupt Mask Register ........................................................................ 140
8.27 Initial Bandwidth Available Register .................................................................................... 141
8.28 Initial Channels Available High Register............................................................................... 141
8.29 Initial Channels Available Low Register ............................................................................... 142
8.30 Fairness Control Register................................................................................................ 143
8.31 Link Control Register ..................................................................................................... 144
8.32 Node Identification Register ............................................................................................. 145
8.33 PHY Layer Control Register............................................................................................. 146
8.34 Isochronous Cycle Timer Register ..................................................................................... 147
8.35 Asynchronous Request Filter High Register ......................................................................... 148
8.36 Asynchronous Request Filter Low Register........................................................................... 150
8.37 Physical Request Filter High Register ................................................................................. 151
8.38 Physical Request Filter Low Register .................................................................................. 153
8.39 Physical Upper Bound Register (Optional Register) ................................................................. 153
8.40 Asynchronous Context Control Register............................................................................... 154
8.41 Asynchronous Context Command Pointer Register.................................................................. 155
8.42 Isochronous Transmit Context Control Register...................................................................... 156
8.43 Isochronous Transmit Context Command Pointer Register......................................................... 157
8.44 Isochronous Receive Context Control Register....................................................................... 157
8.45 Isochronous Receive Context Command Pointer Register ......................................................... 158
Contents
5
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.46 Isochronous Receive Context Match Register........................................................................ 159
1394 OHCI Memory-Mapped TI Extension Register Space...................................................... 160
9
9.1
9.2
9.3
9.4
9.5
DV and MPEG2 Timestamp Enhancements .......................................................................... 160
Isochronous Receive Digital Video Enhancements .................................................................. 160
Isochronous Receive Digital Video Enhancements Register ....................................................... 161
Link Enhancement Register ............................................................................................. 162
Timestamp Offset Register .............................................................................................. 164
10
PHY Section .................................................................................................................... 165
10.1 PHY Section Register Configuration ................................................................................... 166
10.2 PHY Section Application Information................................................................................... 172
10.2.1 Power Class Programming ................................................................................... 172
10.2.2 Power-Up Reset................................................................................................ 172
10.2.3 Crystal Oscillator Selection ................................................................................... 172
10.2.4 Bus Reset ....................................................................................................... 173
Electrical Characteristics................................................................................................... 175
11.1 Absolute Maximum Ratings ............................................................................................. 175
11.2 Recommended Operating Conditions.................................................................................. 175
11.3 PCI Express Differential Transmitter Output Ranges ................................................................ 175
11.4 PCI Express Differential Receiver Input Ranges ..................................................................... 177
11.5 PCI Express Differential Reference Clock Input Ranges............................................................ 178
11.6 Electrical Characteristics Over Recommended Operating Conditions (3.3-V I/O) ............................... 178
11.7 Electrical Characteristics Over Recommended Operating Conditions (PHY Port Driver) ...................... 179
11.8 Switching Characteristics for PHY Port Driver ....................................................................... 179
11.9 Electrical Characteristics Over Recommended Operating Conditions PHY Port Receiver .................... 180
11.10 Jitter/Skew Characteristics for 1394a PHY Port Receiver ......................................................... 180
11.11 Operating, Timing, and Switching Characteristics of XI ............................................................ 180
11.12 Electrical Characteristics Over Recommended Operating Conditions (1394a Miscellaneous I/O) ........... 180
Glossary.......................................................................................................................... 181
Mechanical Data ............................................................................................................... 182
11
12
13
Important Notices ...................................................................................................................... 183
6
Contents
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
List of Figures
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
11-1
XIO2213A Block Diagram........................................................................................................ 29
Power-Up Sequence.............................................................................................................. 30
Power-Down Sequence .......................................................................................................... 31
PCI Express ASSERT_INTA Message......................................................................................... 34
PCI Express DEASSERT_INTX Message..................................................................................... 34
Serial EEPROM Application ..................................................................................................... 35
Serial-Bus Start/Stop Conditions and Bit Transfers .......................................................................... 35
Serial-Bus Protocol Acknowledge............................................................................................... 36
Serial-Bus Protocol – Byte Write................................................................................................ 36
Serial-Bus Protocol – Byte Read................................................................................................ 37
Serial-Bus Protocol – Multibyte Read .......................................................................................... 37
Test Load Diagram .............................................................................................................. 179
List of Figures
7
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
List of Tables
2-1
XIO2213AZAY_12x12 Terminals Sorted Alphanumerically ................................................................. 18
2-2
XIO2213AZAY_12x12 Signals Sorted Alphanumerically .................................................................... 20
Power Supply Terminals ......................................................................................................... 23
Ground Terminals ................................................................................................................. 23
PCI Express Terminals........................................................................................................... 24
Clock Terminals ................................................................................................................... 24
1394 Terminals .................................................................................................................... 24
Reserved Terminals .............................................................................................................. 27
Miscellaneous Terminals......................................................................................................... 27
XIO2213A Reset Options ........................................................................................................ 31
Initial Flow Control Credit Advertisements..................................................................................... 32
Messages Supported byf the Bridge ........................................................................................... 33
EEPROM Register Loading Map................................................................................................ 37
Registers Used To Program Serial-Bus Devices ............................................................................. 39
Clocking In Low Power States................................................................................................... 41
1394b OHCI Configuration Register Map...................................................................................... 42
1394 OHCI Memory Command Options ....................................................................................... 43
Classic PCI Configuration Register Map....................................................................................... 44
Command Register Description ................................................................................................. 46
Status Register Description...................................................................................................... 47
Class Code and Revision ID Register Description ........................................................................... 48
Device Control Base Address Register Description .......................................................................... 49
Device Control Base Address Register Description .......................................................................... 50
I/O Base Register Description................................................................................................... 52
I/O Limit Register Description ................................................................................................... 52
Secondary Status Register Description ........................................................................................ 53
Memory Base Register Description............................................................................................. 54
Memory Limit Register Description ............................................................................................. 54
Prefetchable Memory Base Register Description............................................................................. 54
Prefetchable Memory Limit Register Description ............................................................................. 55
Prefetchable Base Upper 32 Bits Register Description ...................................................................... 55
Prefetchable Limit Upper 32 Bits Register Description....................................................................... 56
I/O Base Upper 16 Bits Register Description.................................................................................. 56
I/O Limit Upper 16 Bits Register Description .................................................................................. 56
Bridge Control Register Description ............................................................................................ 58
Power Management Capabilities Register Description ...................................................................... 60
Power Management Control/Status Register Description ................................................................... 61
PM Bridge Support Extension Register Description.......................................................................... 62
MSI Message Control Register Description ................................................................................... 63
2-3
2-4
2-5
2-6
2-7
2-8
2-9
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
4-12
4-13
4-14
4-15
4-16
4-17
4-18
4-19
4-20
4-21
4-22
8
List of Tables
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4-23
4-24
4-25
4-26
4-27
4-28
4-29
4-30
4-31
4-32
4-33
4-34
4-35
4-36
4-37
4-38
4-39
4-40
4-41
4-42
4-43
5-1
MSI Message Lower Address Register Description .......................................................................... 64
MSI Message Data Register Description ...................................................................................... 64
PCI Express Capabilities Register Description................................................................................ 66
Device Capabilities Register Description ...................................................................................... 67
Device Control Register Description............................................................................................ 68
Device Status Register Description............................................................................................. 69
Link Capabilities Register Description.......................................................................................... 70
Link Control Register Description ............................................................................................... 71
Link Status Register Description ................................................................................................ 72
Serial-Bus Slave Address Register Descriptions ............................................................................. 73
Serial-Bus Control and Status Register Description.......................................................................... 73
GPIO Control Register Description ............................................................................................. 75
GPIO Data Register Description ................................................................................................ 76
Control and Diagnostic Register 0 Description ............................................................................... 77
Control and Diagnostic Register 1 Description ............................................................................... 78
Control and Diagnostic Register 2 Description ............................................................................... 80
Subsystem Access Register Description....................................................................................... 81
General Control Register Description .......................................................................................... 81
Arbiter Control Register Description ............................................................................................ 85
Arbiter Request Mask Register Description ................................................................................... 86
Arbiter Time-Out Status Register Description ................................................................................. 86
PCI Express Extended Configuration Register Map.......................................................................... 89
Uncorrectable Error Status Register Description ............................................................................. 91
Uncorrectable Error Mask Register Description............................................................................... 92
Uncorrectable Error Severity Register Description ........................................................................... 93
Correctable Error Status Register Description ................................................................................ 94
Correctable Error Mask Register Description ................................................................................. 95
Advanced Error Capabilities and Control Register Description ............................................................. 96
Secondary Uncorrectable Error Status Register Description................................................................ 97
Secondary Uncorrectable Error Mask Register Description................................................................. 98
Secondary Uncorrectable Error Severity Register Description ............................................................. 99
Secondary Error Capabilities and Control Register Description........................................................... 100
Secondary Header Log Register Description ................................................................................ 101
Device Control Memory Window Register Map ............................................................................. 102
GPIO Control Register Description............................................................................................ 103
GPIO Data Register Description............................................................................................... 104
Serial-Bus Slave Address Register Descriptions............................................................................ 105
Serial-Bus Control and Status Register Description ........................................................................ 106
1394 OHCI Configuration Register Map...................................................................................... 107
Command Register Description................................................................................................ 108
Status Register Description .................................................................................................... 109
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
6-1
6-2
6-3
6-4
6-5
7-1
7-2
7-3
List of Tables
9
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
7-4
Class Code and Revision ID Register Description .......................................................................... 110
7-5
Latency Timer and Class Cache Line Size Register Description ......................................................... 111
Header Type and BIST Register Description ............................................................................... 111
OHCI Base Address Register Description.................................................................................... 112
TI Base Address Register Description........................................................................................ 112
Subsystem Identification Register Description............................................................................... 113
Interrupt Line and Pin Registers Description................................................................................. 114
MIN_GNT and MAX_LAT Register Description ............................................................................. 115
OHCI Control Register Descriptioni ........................................................................................... 115
Capability ID and Next Item Pointer Registers Description ................................................................ 115
Interrupt Line and Pin Registers Description................................................................................. 116
Power Management Control and Status Register Description ............................................................ 116
Power Management Extension Registers Description...................................................................... 117
Miscellaneous Configuration Register ........................................................................................ 118
Link Enhancement Control Register Description ............................................................................ 120
Subsystem Access Register Description ..................................................................................... 121
OHCI Register Map ............................................................................................................. 122
OHCI Version Register Description ........................................................................................... 124
GUID ROM Register Description .............................................................................................. 125
Asynchronous Transmit Retries Register Description ...................................................................... 126
CSR Control Register Description............................................................................................. 127
Configuration ROM Header Register Description ........................................................................... 128
Bus Options Register Description ............................................................................................. 128
Configuration ROM Mapping Register Description.......................................................................... 130
Posted Write Address Low Register Description ............................................................................ 131
Posted Write Address High Register Description ........................................................................... 131
Host Controller Control Register Description ................................................................................ 132
Self-ID Count Register Description............................................................................................ 133
Isochronous Receive Channel Mask High Register Description .......................................................... 134
Isochronous Receive Channel Mask Low Register Description........................................................... 135
Interrupt Event Register Description .......................................................................................... 135
Interrupt Mask Register Description........................................................................................... 137
Isochronous Transmit Interrupt Event Register Description ............................................................... 139
Isochronous Receive Interrupt Event Register Description ................................................................ 140
Initial Bandwidth Available Register Description ............................................................................ 141
Initial Channels Available High Registr Description......................................................................... 141
Initial Channels Available Low Register Description........................................................................ 142
Fairness Control Registre Description ........................................................................................ 143
Link Control Register Description ............................................................................................. 144
Node Identification Register Description...................................................................................... 145
PHY Control Register Description............................................................................................. 146
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
7-18
7-19
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
8-11
8-12
8-13
8-14
8-15
8-16
8-17
8-18
8-19
8-20
8-21
8-22
8-23
8-24
8-25
10
List of Tables
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8-26
8-27
8-28
8-29
8-30
8-31
8-32
8-33
8-34
8-35
9-1
Isochronous Cycle Timer Register Description .............................................................................. 147
Asynchronous Request Filter High Register Description................................................................... 148
Asynchronous Request Filter Low Register Description ................................................................... 150
Physical Request Filter High Register Description.......................................................................... 151
Physical Request Filter Low Register Description .......................................................................... 153
Asynchronous Context Control Register Description ....................................................................... 154
Asynchronous Context Command Pointer Register Description ......................................................... 155
Isochronous Transmit Context Control Register Description .............................................................. 156
Isochronous Receive Context Control Register Description ............................................................... 157
Isochronous Receive Context Match Register Description ................................................................ 159
TI Extension Register Map ..................................................................................................... 160
Isochronous Receive Digital Video Enhancements Register Description................................................ 161
Link Enhancement Register Description...................................................................................... 162
Timestamp Offset Register Description....................................................................................... 164
Base Register Description...................................................................................................... 167
Base Register Field Description ............................................................................................... 167
Page-0 (Port Status) Register Description ................................................................................... 169
Page-0 (Port Status) Register Field Description............................................................................. 169
Page 1 (Vendor ID) Register Configuration .................................................................................. 171
Page 1 (Vendor ID) Register Field Descriptions............................................................................. 171
Page 7 (Vendor Dependant) Register Configuration ....................................................................... 171
Page 7 (Vendor Dependant) Register Field Descriptions .................................................................. 172
Register Description............................................................................................................. 172
9-2
9-3
9-4
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
OHCI-Lynx is a trademark of Texas Instruments.
PCI Express is a trademark of PCI-SIG.
List of Tables
11
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
12
List of Tables
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
1
Introduction
1.1 XIO2213A Features
Ports at 100M Bits/s, 200M Bits/s, 400M Bits/s,
and 800M Bits/s
•
•
Full x1 PCI Express Throughput
Fully Compliant with PCI Express Base
Specification, Revision 1.1
•
Cable Ports Monitor Line Conditions for Active
Connection To Remote Node
•
Utilizes 100-MHz Differential PCI Express
Common Reference Clock or 125-MHz
Single-Ended Reference Clock
•
•
Cable Power Presence Monitoring
EEPROM Configuration Support to Load the
Global Unique ID for the 1394 Fabric
•
•
Fully supports provisions of IEEE P1394b-2002
•
•
Support for D1, D2, D3hot
Fully Compliant With Provisions of IEEE Std
1394-1995 for a High-Performance Serial Bus
and IEEE Std 1394a-2000
Active State Link Power Management Saves
Power When Packet Activity on the PCI
Express™ Link is Idle, Using Both L0s and L1
States
•
•
Fully Compliant with 1394 Open Host
Controller Interface Specification, Revision 1.1
and Revision 1.2 draft
•
Eight 3.3-V, Multifunction, General-Purpose I/O
Terminals
Three IEEE Std 1394b Fully Compliant Cable
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this document.
OHCI-Lynx is a trademark of Texas Instruments.
PCI Express is a trademark of PCI-SIG.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007–2008, Texas Instruments Incorporated
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
2
Overview
The Texas Instruments XIO2213A is a single-function PCI Express™ to PCI local bus translation bridge
where the PCI bus interface is internally connected to a 1394b open host controller link-layer controller
with a three-port 1394b PHY. When the XIO2213A is properly configured, this solution provides full PCI
Express and 1394b functionality and performance.
2.1 Description
The Texas Instruments XIO2213A is a PCI Express to PCI translation bridge where the PCI bus interface
is internally connected to a 1394b open host controller link-layer controller with a three-port 1394b PHY.
The PCI-Express to PCI translation bridge is fully compatible with the PCI Express to PCI/PCI-X Bridge
Specification, Revision 1.0. Also, the bridge supports the standard PCI-to-PCI bridge programming model.
The 1394b OHCI controller function is fully compatible with IEEE Standard 1394b and the latest 1394
Open Host Controller Interface (OHCI) Specification.
The XIO2213A simultaneously supports up to four posted write transactions, four non-posted transactions,
and four completion transactions pending in each direction at any time. Each posted write data queue and
completion data queue can store up to 8K bytes of data. The non-posted data queues can store up to 128
bytes of data.
The PCI Express interface supports a x1 link operating at full 250 MB/s packet throughput in each
direction simultaneously. Also, the bridge supports the advanced error reporting capability including ECRC
as defined in the PCI Express Base Specification, Revision 1.1. Supplemental firmware or software is
required to fully utilize both of these features.
Robust pipeline architecture is implemented to minimize system latency. If parity errors are detected, then
packet poisoning is supported for both upstream and downstream operations.
The PCIe Power management (PM) features include active state link PM, PME mechanisms, and all
conventional PCI D-states. If the active state link PM is enabled, then the link automatically saves power
when idle using the L0s and L1 states. PM active state NAK, PM PME, and PME-to-ACK messages are
supported. The bridge is compliant with the latest PCI Bus Power Management Specification and provides
several low-power modes, which enable the host power system to further reduce power consumption
Eight general-purpose inputs and outputs (GPIOs), configured through accesses to the PCI Express
configuration space, allow for further system control and customization.
Deep FIFOs are provided to buffer 1394 data and accommodate large host bus latencies. The device
provides physical write posting and a highly tuned physical data path for SBP-2 performance. The device
is capable of transferring data between the PCI Express bus and the 1394 bus at 100M bits/s, 200M
bits/s, 400M bits/s, and 800M bits/s. The device provides three 1394 ports that have separate cable bias
(TPBIAS).
As required by the 1394 Open Host Controller Interface Specification, internal control registers are
memory-mapped and nonprefetchable. This configuration header is accessed through configuration cycles
specified by PCI Express, and it provides plug-and-play (PnP) compatibility.
The PHY-layer provides the digital and analog transceiver functions needed to implement a three-port
node in a cable-based 1394 network. Each cable port incorporates two differential line transceivers. The
transceivers include circuitry to monitor the line conditions as needed for determining connection status,
for initialization and arbitration, and for packet reception and transmission. An optional external 2-wire
serial EEPROM interface is provided to load the global unique ID for the 1394 fabric.
14
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
The XIO2213A requires an external 98.304-MHz crystal oscillator to generate a reference clock. The
external clock drives an internal phase-locked loop (PLL), which generates the required reference signal.
This reference signal provides the clock signals that control transmission of the outbound encoded
information. The power-down (PD) function, when enabled by asserting the PD terminal high, stops
operation of the PLL. Data bits to be transmitted through the cable ports are latched internally, combined
serially, encoded, and transmitted at 98.304, 196.608, 393.216, 491.52, or 983.04 Mbps (referred to as
S100, S200, S400, S400B, or S800 speed, respectively) as the outbound information stream.
To ensure that the XIO2213A conforms to the IEEE Std 1394b-2002 standard, the BMODE terminal must
be asserted. The BMODE terminal does not select the cable-interface mode of operation. The BMODE
terminal selects the internal PHY section-LLC section interface mode of operation and affects the
arbitration modes on the cable. BMODE must be pulled high during normal operation.
Three package terminals are used as inputs to set the default value for three configuration status bits in
the self-ID packet. They can be pulled high through a 1-kΩ resistor or hardwired low as a function of the
equipment design. The PC0, PC1, and PC2 terminals indicate the default power class status for the node
(the need for power from the cable or the ability to supply power to the cable). The contender bit in the
PHY register set indicates that the node is a contender either for the isochronous resource manager (IRM)
or for the bus manager (BM). On the XIO2213A, this bit can only be set by a write to the PHY register set.
If a node is to be a contender for IRM or BM, the node software must set this bit in the PHY register set.
Submit Documentation Feedback
Overview
15
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
2.2 Related Documents
•
•
•
•
•
•
•
•
•
•
•
•
•
PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0
PCI Express Base Specification, Revision 1.1
PCI Express Card Electromechanical Specification, Revision 1.1
PCI Local Bus Specification, Revision 2.3 and 3.0
PCI-to-PCI Bridge Architecture Specification, Revision 1.1
PCI Bus Power Management Interface Specification, Revision 1.1 or 1.2
1394 Open Host Controller Interface Specification Release 1.2
IEEE Standard for a High Performance Serial Bus IEEE Std 1394-1995
IEEE Standard for a High Performance Serial Bus—Amendment 1 IEEE Std 1394a-2000
IEEE Standard for a High Performance Serial Bus—Amendment 2 IEEE Std 1394b-2002
Express Card Standard, Release 1.0 and 1.1
PCI Express Jitter and BER White Paper
PCI Mobile Design Guide, Revision 1.1
2.3 Trademarks
•
•
•
PCI Express is a trademark of PCI-SIG.
OHCI-Lynx, and MicroStar BGA are trademarks of Texas Instruments.
Other trademarks are the property of their respective owners.
2.4 Documents Conventions
Throughout this data manual, several conventions are used to convey information. These conventions are
listed below:
1. To identify a binary number or field, a lower case b follows the numbers. For example: 000b is a 3-bit
binary field.
2. To identify a hexadecimal number or field, a lower case h follows the numbers. For example: 8AFh is a
12-bit hexadecimal field.
3. All other numbers that appear in this document that do not have either a b or h following the number
are assumed to be decimal format.
4. If the signal or terminal name has a bar above the name (for example, GRST), then this indicates the
logical NOT function. When asserted, this signal is a logic low, 0, or 0b.
5. Differential signal names end with P, N, +, or – designators. The P or + designators signify the positive
signal associated with the differential pair. The N or – designators signify the negative signal
associated with the differential pair.
6. RSVD indicates that the referenced item is reserved.
7. In Sections 4 through 6, the configuration space for the bridge is defined. For each register bit, the
software access method is identified in an access column. The legend for this access column includes
the following entries:
–
–
–
–
–
–
r – read access by software
u – updates by the bridge internal hardware
w – write access by software
c – clear an asserted bit with a write-back of 1b by software. Write of zero to the field has no effect
s – the field may be set by a write of one. Write of zero to the field has no effect
na – not accessible or not applicable
8. The XIO2213A consists of a PCI-Express to PCI translation bridge where the secondary PCI bus is
internally connected to a 1394b OHCI with a 3-port PHY. When describing functionality that is specific
to the PCI-Express to PCI translation bridge, the term bridge is used to reduce text. The term 1394b
OHCI is used to reduce text when describing the 1394b OHCI with 3-port PHY function.
16
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
9. LLC is used to refer to the 1394 link layer controller.
2.5 Ordering Information
ORDERING
NUMBER
NAME
VOLTAGE
PACKAGE
XIO2213AZAY
PCI-Express to PCI Translation
Bridge with 1394b OHCI and
Three-Port PHY
3.3-V and 1.5-V power terminals
167-terminal ZAY (Lead-Free) PBGA
2.6 Terminal Assignments
The XIO2213A is packaged in a 167-ball ZAY PBGA. For the ZAY BGATable 2-1 lists the terminals sorted
alphanumerically. Table 2-2 lists the signals in alphanumerical order.
Submit Documentation Feedback
Overview
17
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
XIO2213A
Table 2-1. XIO2213AZAY_12x12 Terminals Sorted
Alphanumerically
BGA BALL #
E02
E03
E06
E07
E08
E09
E10
E12
E13
E14
F01
F02
F03
F05
F06
F07
F08
F09
F10
F12
F13
F14
G01
G02
G03
G05
G06
G07
G08
G09
G10
G12
G13
G14
H01
H02
H03
H05
H06
H07
H08
H09
H10
H12
H13
H14
J01
SIGNAL NAME
LREQ_P
XIO2213A
VDD_33
GND
BGA BALL #
A01
A02
A03
A04
A05
A06
A07
A08
A09
A10
A11
A12
A13
A14
B01
B02
B03
B04
B05
B06
B07
B08
B09
B10
B11
B12
B13
B14
C01
C02
C03
C04
C05
C06
C07
C08
C09
C10
C11
C12
C13
C14
D01
D02
D03
D12
D13
D14
E01
SIGNAL NAME
REFCLK+
CNA
GND
PC1
RXN
PC0
RXP
AVDD_3.3
RSVD
BMODE
TESTW(VREG_PD)
VSS
TPBIAS2
TPB2-
PCLK_P
LREQ_L
TXN
TXP
VDDA_33
PC2
DVDD_CORE
VSSA
REF1_PCIE
REF0_PCIE
VSS
GND
GND
GND
REFCLK-
TESTM
GND
AVDD_3.3
RSVD
RSVD
TPA1+
PCLK_L
LCLK_L
VDD_15
GND
PD
PHY_RESET#
VDDA_15
VSSA
VDDA_15
VDD_15
VDDA_15
VDDA_15
VDD_33_COMB
VDD_33
GND
GND
GND
PERST#
TPA2+
GND
VDD_33
RSVD
TPBIAS1
TPA1-
CTL0
LPS_L
LPS_P
VDDA_33
VSSA_PCIE
VSSA_PCIE
VSSA_PCIE
VSSA_PCIE
DVDD_3.3
DVDD_CORE
VSSA
LCLK_P
VDD_15
GND
GND
GND
GND
VDD_33_COM_IO
VDD_15_COMB
GRST#
GND
VDD_33
SDA
TPA2-
REFCLK_SEL
TPB1+
CTL1
LKON/DS2_P
PINT_L
PINT_P
J02
D0
RSVD
J03
DVDD_3.3
GND
RSVD
J05
TPB2+
J06
GND
LINKON_L
18
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
XIO2213A
Table 2-1. XIO2213AZAY_12x12 Terminals Sorted
Alphanumerically (continued)
BGA BALL #
M08
M09
M10
M11
M12
M13
M14
N01
N02
N03
N04
N05
N06
N07
N08
N09
N10
N11
N12
N13
N14
P01
P02
P03
P04
P05
P06
P07
P08
P09
P10
P11
P12
P13
P14
SIGNAL NAME
RSVD
XIO2213A
DVDD_CORE
AVDD_3.3
RSVD
BGA BALL #
J07
SIGNAL NAME
GND
J08
GND
RSVD
J09
AVDD_3.3
VDD_33
CLKREQ#
SCL
RSVD
J10
TPB0+
R0
J12
J13
GPIO1
GPIO3
GPIO4
PLLGND
GPIO7
PLLVDD_3.3
CYCLEOUT
DS0
J14
TPB1-
D2
K01
K02
K03
K05
K06
K07
K08
K09
K10
K12
K13
K14
L01
D1
DVDD_3.3
GND
GND
GND
GND
RSVD
AVDD_3.3
VDD_15
RSVD
TPBIAS0
TPA0+
D3
RSVD
RSVD
RSVD
TPB0-
GPIO0
GPIO2
RSVD
L02
D4
L03
D5
XI
L12
RSVD
RSVD
TPA0-
R1
GPIO5
GPIO6
VDD_15
OHCI_PME#
DS1
L13
L14
M01
M02
M03
M04
M05
M06
M07
D6
D7
RSVD
AVDD_3.3
VDD_33
VDD_15
RSVD
CPS
SE
PLLVDD_CORE
SM
Submit Documentation Feedback
Overview
19
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
XIO2213A
Table 2-2. XIO2213AZAY_12x12 Signals Sorted
Alphanumerically
BGA BALL #
J05
SIGNAL NAME
GND
GND
GND
GND
GND
GND
GND
GND
XIO2213A
J06
BGA BALL #
E10
F10
J09
SIGNAL NAME
AVDD_3.3
J07
J08
AVDD_3.3
AVDD_3.3
AVDD_3.3
AVDD_3.3
AVDD_3.3
BMODE
CLKREQ#
CNA
K05
K06
K07
K08
P01
N02
P02
N03
N04
P05
P06
N06
C13
G02
H02
E01
D01
C01
C02
F02
E02
P08
E09
E08
A11
G01
F01
B03
B13
D02
D03
N05
N07
M07
N01
M01
A13
A12
B01
H13
A01
B04
G12
K09
M10
M04
A05
J12
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GRST#
LCLK_L
LCLK_P
A02
P12
H01
J01
CPS
CTL0
CTL1
N08
J02
CYCLEOUT
D0
K02
K01
L01
D1
D2
D3
LINKON_L
LKON/DS2_P
LPS_L
L02
D4
L03
D5
M02
M03
N09
P09
C08
J03
D6
LPS_P
D7
LREQ_L
LREQ_P
OHCI_PME#
PC0
DS0
DS1
DVDD_3.3
DVDD_3.3
DVDD_3.3
DVDD_CORE
DVDD_CORE
DVDD_CORE
GND
PC1
K03
C09
F03
M09
E06
E07
F06
F07
F08
F09
G05
G06
G07
G08
G09
H05
H06
H07
H08
H09
PC2
PCLK_L
PCLK_P
PD
PERST#
PINT_L
GND
GND
PINT_P
GND
PLLGND
PLLVDD_3.3
PLLVDD_CORE
R0
GND
GND
GND
GND
R1
GND
REF0_PCIE
REF1_PCIE
REFCLK-
REFCLK_SEL
REFCLK+
PHY_RESET#
RSVD
GND
GND
GND
GND
GND
GND
GND
20
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
XIO2213A
Table 2-2. XIO2213AZAY_12x12 Signals Sorted
Alphanumerically (continued)
BGA BALL #
E14
D14
K13
G13
E13
A08
A09
G03
H03
K10
M06
B08
C12
E03
G10
H10
J10
SIGNAL NAME
TPB2-
TPB2+
XIO2213A
BGA BALL #
F13
SIGNAL NAME
TPBIAS0
TPBIAS1
TPBIAS2
TXN
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RXN
F12
E12
D12
D13
M08
N10
P10
P11
N11
M11
N12
N13
M12
M13
L13
TXP
VDD_15
VDD_15
VDD_15
VDD_15
VDD_15
VDD_15_COMB
VDD_33
VDD_33
VDD_33
VDD_33
VDD_33
VDD_33
VDD_33_COM_IO
VDD_33_COMB
VDDA_15
VDDA_15
VDDA_15
VDDA_15
VDDA_33
VDDA_33
VDD_15
VSS
M05
B12
C11
B11
B10
B09
B07
B05
C03
A10
P07
A14
A07
F05
K12
L12
A03
A04
J13
RXP
SCL
H12
P13
P14
B02
A06
L14
SDA
SE
SM
TESTM
TESTW(VREG_PD)
TPA0-
VSS
K14
G14
F14
TPA0+
VSSA
TPA1-
C10
B06
C04
C05
C06
C07
P04
P03
VSSA
TPA1+
VSSA
C14
B14
N14
M14
J14
TPA2-
VSSA_PCIE
VSSA_PCIE
VSSA_PCIE
VSSA_PCIE
XI
TPA2+
TPB0-
TPB0+
TPB1-
H14
TPB1+
RSVD
2.7 Terminal Descriptions
The following tables give a description of the terminals. These terminals are grouped in tables by
functionality. Each table includes the terminal name, terminal number, I/O type, and terminal description.
The following list describes the different input/output cell types that appear in the terminal description
tables:
•
•
HS DIFF IN = High speed differential input
HS DIFF OUT = High speed differential output
Submit Documentation Feedback
Overview
21
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
•
•
•
LV CMOS = 3.3-V low voltage CMOS input or output with 3.3-V clamp rail
BIAS = Input/output terminals that generate a bias voltage to determine a driver's operating current
Feed through = these terminals connect directly to macros within the part and not through an input or
output cell.
•
•
PWR = Power terminal
GND = Ground terminal
22
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 2-3. Power Supply Terminals
SIGNAL
BALL 12x12
ZAY
I/O
TYPE
EXTERNAL
PARTS
DESCRIPTION
1.5-V digital core power terminals for the link.
1.5-V analog power terminal for the link.
3.3-V digital I/O power terminals for the link
VDD_15
G03 H03 K10
M06 B08 P07
PWR
PWR
PWR
Bypass
capacitors
VDDA_15
VDD_33
VDD_33_AUX
VDDA_33
B10 B09 B07
B05
Filter
E03 M05 J10
H10 G10
Bypass
capacitors
B12
This terminal is connected to VSS through a pull-down resistor
since the XIO2213A does not support Auxiliary power
C03 A10
PWR
PWR
Filter
3.3-V analog power terminals for the link. This supply terminal is
separated from the other power terminals internal to the device to
provide noise isolation.
DVDD_CORE
C09 F03 M09
Bypass
capacitors
Digital 1.95-V circuit power for the PHY. A combination of
high-frequency decoupling capacitors near each terminal is
suggested, such as paralleled 0.1-µF and 0.001-µF. An additional
1-µF capacitor is required for voltage regulation. These supply
terminals are separated from the other power terminals internal to
the device to provide noise isolation.
PLLVDD_CORE
M07
PWR
Bypass
PLL 1.95-V circuit power for the PHY. A combination of
capacitors
high-frequency decoupling capacitors near each terminal is
suggested, such as paralleled 0.1-µF and 0.001-µF. An additional
1-µF capacitor is required for voltage regulation, and the
PLLVDD_CORE terminals must be separate from the DVDD_CORE
terminals. These supply terminals are separated from the other
power terminals internal to the device to provide noise isolation.
DVDD_33
AVDD_33
PLLVDD_33
C08 J03 K03
PWR
PWR
PWR
Bypass
capacitors
3.3-V digital I/O power terminals for the PHY
M04 E10 F10 J09
K09 M10
Filter
3.3-V analog power terminals for the PHY
N07
Bypass
capacitors
PLL 3.3-V circuit power for the PHY. This supply terminal is
separated from the other power terminals internal to the device to
provide noise isolation. The PLLVDD_33 and VDDA_33 pins should
be connected together with a low-dc-impedance connection on the
circuit board.
VDD_15_COMB
VDD_33_COMB
VDD_33_COMBIO
C12
B11
C11
PWR
PWR
PWR
Bypass
capacitors
Internal 1.5-V main power output for external bypass capacitor
filtering.
Caution: Do not use this terminal to supply external power to other
devices.
Bypass
capacitors
Internal 3.3-V main power output for external bypass capacitor
filtering.
Caution: Do not use this terminal to supply external power to other
devices.
Bypass
capacitors
Internal 3.3-V IOpower output for external bypass capacitor filtering.
Caution: Do not use this terminal to supply external power to other
devices.
Table 2-4. Ground Terminals
SIGNAL
VSS
BALL 12x12 ZAY
A07 A14
I/O TYPE
GND
DESCRIPTION
Digital ground terminals for link
VSSA
B06 C10 F05
C04 C05 C06 C07
N05
GND
GND
GND
Analog ground terminals for link
VSSA_PCIE
PLLGND
Analog ground terminals for PCI Express function
PLL circuit ground. This terminal must be tied to the low-impedance
circuit-board ground plane.
GND
E06 E07 F06 F07 F08
F09 G05 G06 G07 G08
G09 H05 H06 H07 H08
H09 J05 J06 J07 J08
K05 K06 K07 K08
GND
Ground. These terminals must be tied together to the low-impedance
circuit-board ground plane.
Submit Documentation Feedback
Overview
23
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 2-5. PCI Express Terminals
SIGNAL
PERST
BALL 12x12
ZAY
I/O
TYPE
EXTERNAL
PARTS
DESCRIPTION
B13
I
—
PCI Express reset input. The PERST signal identifies when the system power
is stable and generates an internal power-on reset.
Note: The PERST input buffer has hysteresis.
REF0_PCIE
REF1_PCIE
A13
A12
I/O
DI
External
resistor
External reference resistor + and – terminals for setting TX driver current. An
external resistor is connected between terminals REF0_PCIE and REF1_PCIE.
RXP
RXN
A04
A03
—
High-speed receive pair. RXP and RXN comprise the differential receive pair
for the single PCI Express lane supported.
TXP
TXN
A09
A08
DO
Series
capacitors
High-speed transmit pair. TXP and TXN comprise the differential transmit pair
for the single PCI Express lane supported.
Table 2-6. Clock Terminals
SIGNAL
BALL 12x12
ZAY
I/O
TYPE
EXTERNAL
PARTS
DESCRIPTION
REFCLK_SEL
H13
I
Pullup or
pulldown
resistor
Reference clock select. This terminal selects the reference clock input.
0 = 100-MHz differential common reference clock used
1 = 125-MHz single-ended reference clock used
REFCLK+
REFCLK–
A01
B01
DI
DI
—
Reference clock. REFCLK+ and REFCLK- comprise the differential input
pair for the 100-MHz system reference clock. For a single-ended, 125-MHz
system reference clock, use the REFCLK+ input.
Capacitor to Reference clock. REFCLK+ and REFCLK– comprise the differential input
VSS for pair for the 100-MHz system reference clock. For a single-ended, 125-MHz
single-ended system reference clock, attach a capacitor from REFCLK– to VSS
mode
.
CLKREQ
XI
J12
O
I
Clock Request. This terminal is used to support the clock request protocol.
P04
Oscillator input. This terminal connects to a 98.304-MHz low-jitter external
oscillator. XI is a 1.8-V CMOS input. Oscillator jitter must be 5-ps RMS or
better. If only 3.3-V oscillators can be acquired, great care must be taken to
not introduce significant jitter by the means used to level shift from 3.3 V to
1.8 V. If a resistor divider is used, a high-current oscillator and low-value
resistors must be used to minimize RC time constants.
Table 2-7. 1394 Terminals
SIGNAL
CNA
BALL 12x12
ZAY
I/O
TYPE
DESCRIPTION
A02
I/O
I
Cable not active. This terminal is asserted high when there are no ports receiving incoming
bias voltage. If it is not used, then this terminal should be left unconnected.
CPS
P12
Cable power status input. This terminal is normally connected to cable power through a
400-kΩ resistor. This circuit drives an internal comparator that detects the presence of cable
power. If CPS is not used to detect cable power, then this terminal must be connected to
VSSA
.
DS0
DS1
N09
P09
I
I
I
Data-strobe-only mode for port 0. IEEE Std 1394a-2000-only port-0-enable programming
terminal. On hardware reset, this terminal allows the user to select whether port 0 acts like an
IEEE Std 1394b-2002 bilingual port (terminal at logic 0) or as an IEEE Std 1394a-2000-only
port (terminal at logic 1). Programming is accomplished by tying the terminal low through a
1-kΩ or smaller resistor (to enable IEEE Std 1394b-2002 bilingual mode) or high through a
10-kΩ or smaller resistor (to enable IEEE Std 1394a-2000-only mode).
Data-strobe-only mode for port 1. IEEE Std 1394a-2000-only port-1-enable programming
terminal. On hardware reset, this terminal allows the user to select whether port 1 acts like an
IEEE Std 1394b-2002 bilingual port (terminal at logic 0) or as an IEEE Std 1394a-2000-only
port (terminal at logic 1). Programming is accomplished by tying the terminal low through a
1-kΩ or smaller resistor (to enable IEEE Std 1394b-2002 bilingual mode) or high through a
10-kΩ or smaller resistor (to enable IEEE Std 1394a-2000-only mode).
PC0
PC1
PC2
E09
E08
A11
Power class programming. On hardware reset, these inputs set the default value of the power
class indicated during self-ID. Programming is done by tying the terminals high through a
1-kΩ or smaller resistor or by tying directly to ground through a 1-kΩ or smaller resistor. Bus
holders are built into these terminals.
24
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 2-7. 1394 Terminals (continued)
SIGNAL
BALL 12x12
ZAY
I/O
TYPE
DESCRIPTION
R0
R1
N01
M01
I/O
Current-setting resistor terminals. These terminals are connected to an external resistance to
set the internal operating currents and cable driver output currents. A resistance of 6.34 kΩ
±1% is required to meet the IEEE Std 1394-1995 output voltage limits.
TPA0P
TPA0N
TPB0P
TPB0N
K14
L14
M14
N14
I/O
Port 0 Twisted-pair cable A differential signal terminals. Board trace lengths from each pair of
positive and negative differential signal pins must be matched and as short as possible to the
external load resistors and to the cable connector. For an unused port, TPA+ and TPA– can
be left open.
TPA1P
TPA1N
TPB1P
TPB1N
F14
G14
H14
J14
I/O
I/O
O
Port 1 Twisted-pair cable A differential signal terminals. Board trace lengths from each pair of
positive and negative differential signal pins must be matched and as short as possible to the
external load resistors and to the cable connector. For an unused port, TPA+ and TPA– can
be left open.
TPA2P
TPA2N
TPB2P
TPB2N
B14
C14
D14
E14
Port 2 Twisted-pair cable A differential signal terminals. Board trace lengths from each pair of
positive and negative differential signal pins must be matched and as short as possible to the
external load resistors and to the cable connector. For an unused port, TPA+ and TPA– can
be left open.
TPBIAS0
TPBIAS1
TPBIAS2
K13
G13
E13
Twisted-pair bias output. This provides the 1.86-V nominal bias voltage needed for proper
operation of the twisted-pair cable drivers and receivers, and for signaling to the remote
nodes that there is an active cable connection in IEEE Std 1394a-2000 mode. Each of these
terminals, except for an unused port, must be decoupled with a 1-µF capacitor to ground. For
the unused port, this terminal can be left unconnected.
PCLK_L
G01
I
PHY-section clock. This terminal must be connected to the PCLK_P output of the PHY
section.
PCLK_P
LCLK_L
F01
G02
O
O
PHY-section clock. This terminal must be connected to the PCLK_L input of the LLC section.
LLC-section clock. This terminal must be connected to the LCLK_P input terminal of the PHY
section.
LCLK_P
LPS_L
H02
C01
C02
D02
I
O
I
LLC-section clock. This terminal must be connected to the LCLK_L output terminal of the LLC
section.
LLC-section power status. This terminal must be connected to the LPS_P input terminal of
the PHY section.
LPS_P
PINT_L
Link power status. This terminal must be connected to the LPS_L ouput terminal of the LLC
section.
I
PHY-section interrupt. The PHY section uses this signal to transfer status and interrupt
information serially to the LLC section. This terminal must be connected to the PINT_P output
of the PHY section.
PINT_P
D03
O
PHY-section interrupt. PINT_P is a serial input to the LLC section from the PHY section that
is used to transfer status, register, interrupt, and other information to the link. Information
encoded on PINT_P is synchronous to PCLK_P. This terminal must be connected to the
PINT_L input of the LLC section.
Submit Documentation Feedback
Overview
25
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 2-7. 1394 Terminals (continued)
SIGNAL
BALL 12x12
ZAY
I/O
TYPE
DESCRIPTION
LKON/DS2_P
D01
I/O
Link-on notification. If port is to operate in DS mode or is unused then it is necessary to pull
the terminal high through a 470-Ω or smaller resistor. This terminal must also be connected
to the LINKON_L input terminal of the LLC section via a 1-kΩ series resistor. A bus holder is
built into this terminal. If the port is to operate in bi-lingual mode then the terminal should be
tied low via a 1-kΩ resistor and directly connected to the link's LINKON_L pin with no series
termination. After hardware reset, this terminal is the link-on output, which notifies the LLC
section or other power-up logic to power up and become active. The link-on output is a
square-wave signal with a period of approximately 163 ns (eight PCLK cycles) when active.
The link-on output is otherwise driven low, except during hardware reset when it is high
impedance. The link-on output is activated if the LLC section is inactive (the LPS input
inactive or the LCtrl bit cleared) and when any of the following occurs:
a) The XIO2213A receives a link-on PHY packet addressed to this node.
b) The PEI (port-event interrupt) register bit is 1.
c) Any of the configuration-timeout interrupt (CTOI), cable-power-status interrupt (CPSI), or
state-time-out interrupt (STOI) register bits are 1 and the resuming-port interrupt enable
(RPIE) register bit also is 1.
d) The PHY is power cycled and the power class is 0 through 4.
Once activated, the link-on output is active until the LLC section becomes active (both the
LPS_L input active and the LCtrl bit set). The PHY section also deasserts the link-on output
when a bus reset occurs unless the link-on output is otherwise active because one of the
interrupt bits is set (that is, the link-on output is active due solely to the reception of a link-on
PHY packet) In the case of power cycling, the LKON signal must stop after 167 ms if the
previous conditions have not been met. NOTE: If an interrupt condition exists which
otherwise causes the link-on output to be activated if the LLC section were inactive, the
link-on output is activated when the LLC section subsequently becomes inactive.
LINKON_L
E01
I/O
Link-on notification. LINKON_L is an input to the LLC section from the PHY section that is
used to provide notification that a link-on packet has been received or an event, such as a
port connection, has occurred. This I/O only has meaning when LPS is disabled. This
includes the D0 (uninitialized), D2, and D3 power states. If LINKON_L becomes active in the
D0 (uninitialized), D2, or D3 power state, the XIO2213A device sets bit 15 (PME_STS) in the
power-management control and status register in the PCI configuration space at offset 48h.
This terminal must be connected to the LKON output terminal of the PHY section.
LREQ_L
LREQ_P
F02
E02
O
I
LLC-section request. The LLC section uses this output to initiate a service request to the
PHY section.This terminal must be connected to the LREQ_P input of the PHY section.
LLC-section request. LREQ_P is a serial input from the LLC section to the PHY section used
to request packet transmissions, read and write PHY section registers, and to indicate the
occurrence of certain link events that are relevant to the PHY section. Information encoded
on LREQ_P is synchronous to LCLK_P.This terminal must be connected to the LREQ_L
output of the LLC section.
PHY_RESET#
B04
I
Reset for the 1394 PHY logic
CTL1
CTL0
J01
H01
I/O
Control. CTL[1:0] are bi-directional control bus signals that are used to indicate the phase of
operation of the PHY-link interface. Upon a reset of the interface, this bus is driven by the
PHY. When driven by the PHY, information on CTL[1:0] is synchronous to PCLK. When
driven by the link, information on CTL[1:0] is synchronous to LCLK. If not implemented, these
terminals should be left unconnected.
D0
D1
D2
D3
D4
D5
D6
D7
J02
K02
K01
L01
L02
L03
M02
M03
I/O
Data. D[7:0] comprise a bi-directional data bus that is used to carry 1394 packet data, packet
speed, and grant type information between the PHY and the link. Upon a reset of the
interface, this bus is driven by the PHY. When driven by the PHY, information on D[7:0] is
synchronous to PCLK. When driven by the link, information on D[7:0] is synchronous to
LCLK. If not implemented, these terminals should be left unconnected.
26
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 2-8. Reserved Terminals
SIGNAL
BALL 12x12 ZAY
I/O TYPE
DESCRIPTION
RSVD
E12 F12 F13 K12 L12
L13 M11 M12 M13 N10
N11 N12 N13 P03 P10
P11
I/O
Reserved, do not connect to external signals.
RSVD
D12 D13 G12 M08
I
Must be connected to VSS.
Table 2-9. Miscellaneous Terminals
SIGNAL
BALL 12x12 ZAY
I/O
DESCRIPTION
TYPE
GPIO0
P01
N02
P02
N03
N04
P05
P06
N06
P08
I/O
General-purpose I/O 0. This terminal functions as a GPIO controlled by bit 0 (GPIO0_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
GPIO1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
General-purpose I/O 1. This terminal functions as a GPIO controlled by bit 1 (GPIO1_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
GPIO2
General-purpose I/O 2. This terminal functions as a GPIO controlled by bit 2 (GPIO2_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
GPIO3
General-purpose I/O 3. This terminal functions as a GPIO controlled by bit 3 (GPIO3_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
GPIO4
General-purpose I/O 4. This terminal functions as a GPIO controlled by bit 4 (GPIO4_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
GPIO5
General-purpose I/O 5. This terminal functions as a GPIO controlled by bit 5 (GPIO5_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
GPIO6
General-purpose I/O 6. This terminal functions as a GPIO controlled by bit 6 (GPIO6_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
GPIO7
General-purpose I/O 7. This terminal functions as a GPIO controlled by bit 7 (GPIO7_DIR)
in the GPIO control register (see Section 4.60).
Note: This terminal has an internal active pullup resistor.
OHCI_PME#
The Power Management Event signal is an optional signal that can be used by a device to
request a change in the device or system power state. This signal must be enabled by
software.
CYCLEOUT
PD
N08
B03
O
I
This terminal provides an 8-kHz cycle timer synchronization signal. If not implemented, this
terminal should be left unconnected.
Power down. A high on this terminal turns off all internal circuitry, except the cable-active
monitor circuits that control the CNA output. Asserting PD high also activates an internal
pulldown to force a reset of the internal control logic. If PD is not used, then this terminal
must be connected to VSS
.
GRST
SCL
C13
J13
I
Global power reset. This reset brings all of the XIO2213A internal link registers to their
default states. This should be a one time power on reset. This terminal has hysteresis and
an integrated pull up resistor
I/O
Serial-bus clock. This pin is used as Serial Bus Clock when a pull-up is detected on SDA
or when the SBDETECT bit is set in the Serial Bus Control and Status Register.
Note: This terminal has an internal active pullup resistor.
SDA
H12
I/O
Serial-bus data. This pin is used as Serial Bus Data when a pull-up is detected on SDA or
when the SBDETECT bit is set in the Serial Bus Control and Status Register.
Note: In serial-bus mode, an external pullup resistor is required to prevent the SDA signal
from floating.
Submit Documentation Feedback
Overview
27
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 2-9. Miscellaneous Terminals (continued)
SIGNAL
BMODE
BALL 12x12 ZAY
I/O
TYPE
DESCRIPTION
A05
I
Beta mode. This terminal determines the PHY section-LLC section interface connection
protocol. When logic-high (asserted), the PHY section-LLC section interface complies with
the IEEE Std 1394b-2002 revision 1.33 Beta interface. When logic low (deasserted), the
PHY section-LLC section interface complies with the legacy IEEE Std 1394a-2000
standard. This terminal must be pulled high with a 1-kΩ resistor during normal operation.
TESTM
TESTW
SE
B02
A06
P13
P14
I
I
I
I
Test control. This input is used in the manufacturing test of the XIO2213A. For normal use,
this terminal must be pulled high through a 1-kΩ resistor to VDD
Test control. This input is used in the manufacturing test of the XIO2213A. For normal use,
this terminal must be pulled high through a 1-kΩ resistor to VDD
.
.
Test control. This input is used in the manufacturing test of the XIO2213A. For normal use,
this terminal must be pulled low either through a 1-kΩ resistor to GND or directly to GND.
SM
Test control. This input is used in the manufacturing test of the XIO2213A. For normal use,
this terminal must be pulled low either through a 1-kΩ resistor to GND or directly to GND.
28
Overview
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
3
Feature/Protocol Descriptions
This chapter provides a high-level overview of all significant device features. Figure 3-1 shows a simplified
block diagram of the basic architecture of the PCI-Express to PCI Bridge with 1394b OHCI and three-port
PHY. The top of the diagram is the PCI Express interface and the 1394b OHCI with three-port PHY is
located at the bottom of the diagram.
PCI Express
Transmitter
PCI Express
Receiver
Power
Mgmt
GPIO
Configuration and
Memory Register
Serial
EEPROM
Clock
Generator
Reset
Controller
PCI Bus Interface
1394b OHCI with 3-Port PHY
1394 Cable Port
1394 Cable Port
1394 Cable Port
Figure 3-1. XIO2213A Block Diagram
3.1 Power-Up/-Down Sequencing
The bridge contains both 1.5-V and 3.3-V power terminals. The following power-up and power-down
sequences describe how power is applied to these terminals.
In addition, the bridge has three resets: PERST, GRST and an internal power-on reset. These resets are
fully described in Section 3.2. The following power-up and power-down sequences describe how PERST
is applied to the bridge.
The application of the PCI Express reference clock (REFCLK) is important to the power-up/-down
sequence and is included in the following power-up and power-down descriptions.
Submit Documentation Feedback
Feature/Protocol Descriptions
29
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
3.1.1 Power-Up Sequence
1. Assert PERST to the device.
2. Apply 1.5-V and 3.3-V voltages.
3. Apply a stable PCI Express reference clock.
4. To meet PCI Express specification requirements, PERST cannot be deasserted until the following two
delay requirements are satisfied:
–
Wait a minimum of 100 µs after applying a stable PCI Express reference clock. The 100-µs limit
satisfies the requirement for stable device clocks by the deassertion of PERST.
Wait a minimum of 100 ms after applying power. The 100-ms limit satisfies the requirement for
stable power by the deassertion of PERST.
–
See the power-up sequencing diagram in Figure 3-2.
VDD_15 and
VDDA_15
VDD_33 and
VDDA_33
REFCLK
PERST
100 ms
100 ms
Figure 3-2. Power-Up Sequence
30
Feature/Protocol Descriptions
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
3.1.2 Power-Down Sequence
1. Assert PERST to the device.
2. Remove the reference clock.
3. Remove 3.3-V and 1.5-V voltages.
See the power-down sequencing diagram in Figure 3-3. If the VDD_33_AUX terminal is to remain
powered after a system shutdown, then the bridge power-down sequence is exactly the same as shown in
Figure 3-3.
VDD_15 and
VDDA_15
VDD_33 and
VDDA_33
REFCLK
PERST
Figure 3-3. Power-Down Sequence
3.2 XIO2213A Reset Features
There are five XIO2213A reset options that include internally-generated power-on reset, resets generated
by asserting input terminals, and software-initiated resets that are controlled by sending a PCI Express hot
reset or setting a configuration register bit. Table 3-1 identifies these reset sources and describes how the
XIO2213A responds to each reset.
Table 3-1. XIO2213A Reset Options
RESET
XIO2213A FEATURE
RESET RESPONSE
OPTION
XIO2213A
internally-
generated
During a power-on cycle, the XIO2213A asserts an internal When the internal power-on reset is asserted, all control
reset and monitors the VDD_15_COMB (B11) terminal. When
this terminal reaches 90% of the nominal input voltage
registers, state machines, sticky register bits, and power
management state machines are initialized to their default
power-on reset specification, power is considered stable. After stable power, state.
the XIO2213A monitors the PCI Express reference clock
(REFCLK) and waits 10 µs after active clocks are detected. reset.
Then, internal power-on reset is deasserted.
In addition, the XIO2213A asserts the internal PCI bus
PCI Express
reset input
This XIO2213A input terminal is used by an upstream PCI
Express device to generate a PCI Express reset and to
When PERST is asserted low, all control register bits that
are not sticky are reset. Within the configuration register
maps, the sticky bits are indicated by the I symbol. Also, all
state machines that are not associated with sticky
functionality are reset.
PERST (B12) signal a system power good condition.
When PERST is asserted low, the XIO2213A generates an
internal PCI Express reset as defined in the PCI Express
specification.
When PERST transitions from low to high, a system power
good condition is assumed by the XIO2213A.
In addition, the XIO2213A asserts the internal PCI bus
reset.
Note: The system must assert PERST before power is
removed, before REFCLK is removed or before REFCLK
becomes unstable.
When the rising edge of PERST occurs, the XIO2213A
samples the state of all static control inputs and latches
the information internally. If an external serial EEPROM is
detected, then a download cycle is initiated. Also, the
process to configure and initialize the PCI Express link is
started. The XIO2213A starts link training within 80 ms
after PERST is deasserted.
Submit Documentation Feedback
Feature/Protocol Descriptions
31
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 3-1. XIO2213A Reset Options (continued)
RESET
XIO2213A FEATURE
RESET RESPONSE
OPTION
PCI Express
The XIO2213A responds to a training control hot reset
In the DL_DOWN state, all remaining configuration register
bits and state machines are reset. All remaining bits
exclude sticky bits and EEPROM loadable bits. All
remaining state machines exclude sticky functionality and
EEPROM functionality.
training control received on the PCI Express interface. After a training
hot reset
control hot reset, the PCI Express interface enters the
DL_DOWN state.
Within the configuration register maps, the sticky bits are
indicated by the I symbol and the EEPROM loadable bits
are indicated by the † symbol.
In addition, the XIO2213A asserts the internal PCI bus
reset.
PCI bus reset System software has the ability to assert and deassert the
PCI bus reset on the secondary PCI bus interface.
When bit 6 (SRST) in the XIO2213A control register at
offset 3Eh (see Section 4.30) is asserted, the XIO2213A
asserts the internal PCI bus reset. A 0b in the SRST bit
deasserts the PCI bus reset.
3.3 PCI Express Interface
3.3.1 External Reference Clock
The XIO2213A requires either a differential, 100-MHz common clock reference or a single-ended,
125-MHz clock reference. The selected clock reference must meet all PCI Express Electrical Specification
requirements for frequency tolerance, spread spectrum clocking, and signal electrical characteristics.
If the REFCLK_SEL input is connected to VSS, then a differential, 100-MHz common clock reference is
expected by the XIO2213A. If the REFCLK_SEL terminal is connected to VDD_33, then a single-ended,
125-MHz clock reference is expected by the XIO2213A.
When the single-ended, 125-MHz clock reference option is enabled, the single-ended clock signal is
connected to the REFCLK+ terminal. The REFCLK– terminal is connected to one side of an external
capacitor with the other side of the capacitor connected to VSS
.
When using a single-ended reference clock, care must be taken to ensure interoperability from a system
jitter standpoint. The PCI Express Base Specification does not ensure interoperability when using a
differential reference clock commonly used in PC applications along with a single-ended clock in a
noncommon clock architecture. System jitter budgets will have to be verified to ensure interoperability.
See the PCI Express Jitter and BER White Paper from the PCI-SIG.
3.3.2 Beacon and Wake
Since the 1394b OHCI function in XIO2213A does not support PME# from D3cold, it is not necessary for
the PCI Express to PCI Bridge portion of the design to support Beacon generation or WAKE# signaling.
As a result, the XIO2213A does not implement VAUX power support.
3.3.3 Initial Flow Control Credits
The bridge flow control credits are initialized using the rules defined in the PCI Express Base
Specification. Table 3-2 identifies the initial flow control credit advertisement for the bridge.
Table 3-2. Initial Flow Control Credit Advertisements
CREDIT TYPE
INITIAL ADVERTISEMENT
Posted request headers (PH)
Posted request data (PD)
Nonposted header (NPH)
Nonposted data (NPD)
8
128
4
4
Completion header (CPLH)
Completion data (CPLD)
0 (infinite)
0 (infinite)
32
Feature/Protocol Descriptions
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
3.3.4 PCI Express Message Transactions
PCI Express messages are both initiated and received by the bridge. Table 3-3 outlines message support
within the bridge.
Table 3-3. Messages Supported byf the Bridge
MESSAGE
SUPPORTED
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
BRIDGE ACTION
Transmitted upstream
Transmitted upstream
Received and processed
Transmitted upstream
Received and processed
Transmitted upstream
Transmitted upstream
Transmitted upstream
Transmitted upstream
Received and processed
Discarded
Assert_INTx
Deassert_INTx
PM_Active_State_Nak
PM_PME
PME_Turn_Off
PME_TO_Ack
ERR_COR
ERR_NONFATAL
ERR_FATAL
Set_Slot_Power_Limit
Unlock
Hot plug messages
No
Discarded
Advanced switching messages
Vendor defined type 0
No
Discarded
No
Unsupported request
Discarded
Vendor defined type 1
No
All supported message transactions are processed per the PCI Express Base Specification.
Submit Documentation Feedback
Feature/Protocol Descriptions
33
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
3.4 PCI Interrupt Conversion to PCI Express Messages
The bridge converts interrupts from the PCI bus sideband interrupt signals to PCI Express interrupt
messages. Since the 1394a OHCI only generates INTA interrupts, only PCI Express INTA messages are
generated by the bridge.
PCI Express Assert_INTA messages are generated when the 1394a OHCI signals an INTA interrupt. The
requester ID portion of the Assert_INTA message uses the value stored in the primary bus number
register (see Section 4.12) as the bus number, 0 as the device number, and 0 as the function number.
The tag field for each Assert_INTA message is 00h.
PCI Express Deassert_INTA messages are generated when the 1394a OHCI deasserts the INTA
interrupt. The requester ID portion of the Deassert_INTA message uses the value stored in the primary
bus number register as the bus number, 0 as the device number, and 0 as the function number. The Tag
field for each Deassert_INTA message is 00h.
Figure 3-4 and Figure 3-5 illustrate the format for both the assert and deassert INTA messages.
+0
+1
+2
+3
7
6
5
1
4
1
3
0
2
Type
1
1
0
0
0
7
6
0
5
TC
0
4
0
3
2
1
0
7
T
D
6
E
P
5
4
0
3
2
1
0
0
0
7
0
0
6
0
0
5
4
3
0
2
0
0
1
0
0
0
0
0
Fmt
Attr
Length
Byte 0>
Byte 4>
R
R
Reserved
R
0
0
0
1
0
Code
Reserved ID
Tag
0
0
Byte 8>
Byte 12>
Reserved
Figure 3-4. PCI Express ASSERT_INTA Message
+0
+1
+2
+3
7
6
0
5
4
1
3
0
2
Type
1
1
0
0
0
7
6
0
5
TC
0
4
0
3
2
1
0
7
T
D
6
E
P
5
4
0
3
2
1
0
0
0
7
0
0
6
0
0
5
4
3
0
2
0
1
1
0
0
0
0
0
Fmt
Attr
Length
Byte 0>
Byte 4>
R
R
Reserved
R
1
0
0
1
0
Code
Reserved ID
Tag
0
0
Byte 8>
Byte 12>
Reserved
Figure 3-5. PCI Express DEASSERT_INTX Message
3.5 Two-Wire Serial-Bus Interface
The bridge provides a two-wire serial-bus interface to load subsystem identification information and
specific register defaults from an external EEPROM. The serial-bus interface signals are SCL and SDA.
3.5.1 Serial-Bus Interface Implementation
To enable the serial-bus interface, a pullup resistor must be implemented on the SDA signal. At the rising
edge of PERST or GRST, whichever occurs later in time, the SDA terminal is checked for a pullup
resistor. If one is detected, then bit 3 (SBDETECT) in the serial-bus control and status register (see
Section 4.59) is set. Software may disable the serial-bus interface at any time by writing a 0b to the
SBDETECT bit. If no external EEPROM is required, then the serial-bus interface is permanently disabled
by attaching a pulldown resistor to the SDA signal.
The bridge implements a two-terminal serial interface with one clock signal (SCL) and one data signal
34
Feature/Protocol Descriptions
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
(SDA). The SCL signal is a unidirectional output from the bridge and the SDA signal is bidirectional. Both
are open-drain signals and require pullup resistors. The bridge is a bus master device and drives SCL at
approximately 60 kHz during data transfers and places SCL in a high-impedance state (0 frequency)
during bus idle states. The serial EEPROM is a bus slave device and must acknowledge a slave address
equal to A0h. Figure 3-6 illustrates an example application implementing the two-wire serial bus.
VDD_33
Serial
EEPROM
XIO2213A
A0
SCL
SDA
A1 SCL
A2 SDA
Figure 3-6. Serial EEPROM Application
3.5.2 Serial-Bus Interface Protocol
All data transfers are initiated by the serial-bus master. The beginning of a data transfer is indicated by a
start condition, which is signaled when the SDA line transitions to the low state while SCL is in the high
state, as illustrated in Figure 3-7. The end of a requested data transfer is indicated by a stop condition,
which is signaled by a low-to-high transition of SDA while SCL is in the high state, as shown in Figure 3-7.
Data on SDA must remain stable during the high state of the SCL signal, as changes on the SDA signal
during the high state of SCL are interpreted as control signals, that is, a start or stop condition.
SDA
SCL
Start
Condition
Stop
Condition
Change of
Data Allowed
Data Line Stable,
Data Valid
Figure 3-7. Serial-Bus Start/Stop Conditions and Bit Transfers
Data is transferred serially in 8-bit bytes. During a data transfer operation, the exact number of bytes that
are transmitted is unlimited. However, each byte must be followed by an acknowledge bit to continue the
data transfer operation. An acknowledge (ACK) is indicated by the data byte receiver pulling the SDA
signal low, so that it remains low during the high state of the SCL signal. Figure 3-8 illustrates the
acknowledge protocol.
Submit Documentation Feedback
Feature/Protocol Descriptions
35
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
SCL From
Master
1
2
3
7
8
9
SDA Output
By Transmitter
SDA Output
By Receiver
Figure 3-8. Serial-Bus Protocol Acknowledge
The bridge performs three basic serial-bus operations: single byte reads, single byte writes, and multibyte
reads. The single byte operations occur under software control. The multibyte read operations are
performed by the serial EEPROM initialization circuitry immediately after a PCI Express reset. See
Section 3.5.3, Serial-Bus EEPROM Application, for details on how the bridge automatically loads the
subsystem identification and other register defaults from the serial-bus EEPROM.
Figure 3-9 illustrates a single byte write. The bridge issues a start condition and sends the 7-bit slave
device address and the R/W command bit is equal to 0b. A 0b in the R/W command bit indicates that the
data transfer is a write. The slave device acknowledges if it recognizes the slave address. If no
acknowledgment is received by the bridge, then bit 1 (SB_ERR) is set in the serial-bus control and status
register (PCI offset B3h, see Section 4.59). Next, the EEPROM word address is sent by the bridge, and
another slave acknowledgment is expected. Then the bridge delivers the data byte MSB first and expects
a final acknowledgment before issuing the stop condition.
Data Byte
Slave Address
Word Address
S
b6 b5 b4 b3 b2 b1 b0
0
A
b7 b6 b5 b4 b3 b2 b1 b0
A
b7 b6 b5 b4 b3 b2 b1 b0
A
P
R/W
A = Slave Acknowledgement
S/P = Start/Stop Condition
Figure 3-9. Serial-Bus Protocol – Byte Write
Figure 3-10 illustrates a single byte read. The bridge issues a start condition and sends the 7-bit slave
device address and the R/W command bit is equal to 0b (write). The slave device acknowledges if it
recognizes the slave address. Next, the EEPROM word address is sent by the bridge, and another slave
acknowledgment is expected. Then, the bridge issues a restart condition followed by the 7-bit slave
address and the R/W command bit is equal to 1b (read). Once again, the slave device responds with an
acknowledge. Next, the slave device sends the 8-bit data byte, MSB first. Since this is a 1-byte read, the
bridge responds with no acknowledge (logic high) indicating the last data byte. Finally, the bridge issues a
stop condition.
36
Feature/Protocol Descriptions
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Slave Address
b2 b1 b0
Word Address
b7 b6 b5 b4 b3 b2 b1 b0
Slave Address
A
A
S
b6 b5 b4 b3
0
A
S
b6 b5 b4 b3 b2 b1 b0
1
Start
Restart
R/W
R/W
Data Byte
b7 b6 b5 b4 b3 b2 b1 b0
M
P
Stop
A = Slave Acknowledgement
M = Master Acknowledgement
S/P = Start/Stop Condition
Figure 3-10. Serial-Bus Protocol – Byte Read
Figure 3-11 illustrates the serial interface protocol during a multi-byte serial EEPROM download. The
serial-bus protocol starts exactly the same as a 1-byte read. The only difference is that multiple data bytes
are transferred. The number of transferred data bytes is controlled by the bridge master. After each data
byte, the bridge master issues acknowledge (logic low) if more data bytes are requested. The transfer
ends after a bridge master no acknowledge (logic high) followed by a stop condition.
Slave Address
Word Address
Slave Address
S
1
0
1
0
0
0
0
0
A
0
0
0
0
0
0
0
0
A
S
1
0
1
0
0
0
0
1
A
Start
R/W
Restart
R/W
Data Byte 0
A = Slave Acknowledgement
Data Byte 1
Data Byte 2
Data Byte 3
S/P = Start/Stop Condition
M
M
M
M
P
M = Master Acknowledgement
Figure 3-11. Serial-Bus Protocol – Multibyte Read
Bit 7 (PROT_SEL) in the serial-bus control and status register changes the serial-bus protocol. Each of
the three previous serial-bus protocol figures illustrates the PROT_SEL bit default (logic low). When this
control bit is asserted, the word address and corresponding acknowledge are removed from the serial-bus
protocol. This feature allows the system designer a second serial-bus protocol option when selecting
external EEPROM devices.
3.5.3 Serial-Bus EEPROM Application
The registers and corresponding bits that are loaded through the EEPROM are provided in Table 3-4.
Table 3-4. EEPROM Register Loading Map
SERIAL EEPROM
WORD ADDRESS
BYTE DESCRIPTION
00h
01h
02h
03h
04h
05h
06h
07h
08h
PCI-Express to PCI bridge function indicator (00h)
Number of bytes to download (1Eh)s
PCI 84h, subsystem vendor ID, byte 0
PCI 85h, subsystem vendor ID, byte 1
PCI 86h, subsystem ID, byte 0s
PCI 87h, subsystem ID, byte 1s
PCI D4h, general control, byte 0
PCI D5h, general control, byte 1
PCI D6h, general control, byte 2
Submit Documentation Feedback
Feature/Protocol Descriptions
37
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 3-4. EEPROM Register Loading Map (continued)
SERIAL EEPROM
WORD ADDRESS
BYTE DESCRIPTION
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
20h
21h
22h
23h
24h
25h
26h
PCI D7h, general control, byte 3
TI Proprietary register load 00h (PCI D8h)
TI Proprietary register load 00h (PCI D9h)
Reserved—no bits loaded 00h (PCI DAh)
PCI DCh, arbiter control
PCI DDh, arbiter request mask
PCI C0h, TL control and diagnostic register, byte 0
PCI C0h, TL control and diagnostic register, byte 1
PCI C0h, TL control and diagnostic register, byte 2
PCI C0h, TL control and diagnostic register, byte 3
PCI C4h, DLL control and diagnostic register, byte 0
PCI C5h, DLL control and diagnostic register, byte 1
PCI C6h, DLL control and diagnostic register, byte 2
PCI C7h, DLL control and diagnostic register, byte 3
PCI C8h, PHY control and diagnostic register, byte 0
PCI C9h, PHY control and diagnostic register, byte 1
PCI CAh, PHY control and diagnostic register, byte 2
PCI CBh, PHY control and diagnostic register, byte 3
Reserved—no bits loaded 00h (PCI CEh)
Reserved—no bits loaded 00h (PCI CFh)
TI Proprietary register load 00h (PCI E0h)
TI Proprietary register load 00h (PCI E2h)
TI Proprietary register load 00h (PCI E3h)
1394 OHCI function indicator (01h)
Number of bytes (18h)
PCI 3Fh, maximum latency, bits 7-4
PCI 3Eh, minimum grant, bits 3-0
PCI 2Ch, subsystem vendor ID, byte 0
PCI 2Dh, subsystem vendor ID, byte 1
PCI 2Eh, subsystem ID, byte 0
PCI 2Fh, subsystem ID, byte 1
[7]
[6]
[5:3]
[2]
[1]
[0]
27h
28h
Link_Enh
enab_unfair
HC Control Program
Phy Enable
RSVD
Link_Enh bit 2
Link_Enh
enab_accel
RSVD
Mini-ROM Address, this byte indicates the MINI ROM offset into the EEPROM
00h = No MINI ROM
01h to FFh = MINI ROM offset
29h
2Ah
2Bh
2Ch
2Dh
2Eh
2Fh
30h
31h
32h
33h
34h
OHCI 24h, GUIDHi, byte 0
OHCI 25h, GUIDHi, byte 1
OHCI 26h, GUIDHi, byte 2
OHCI 27h, GUIDHi, byte 3
OHCI 28h, GUIDLo, byte 0
OHCI 29h, GUIDLo, byte 1
OHCI 2Ah, GUIDLo, byte 2
OHCI 2Bh, GUIDLo, byte 3
Reserved – No bits loaded
PCI F5h, Link_Enh, byte 1, bits 7, 6, 5, 4
PCI F0h, PCI miscellaneous, byte 0, bits 7, 4, 2, 1, 0
PCI F1h, PCI miscellaneous, byte 1, bits 1, 0
38
Feature/Protocol Descriptions
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 3-4. EEPROM Register Loading Map (continued)
SERIAL EEPROM
BYTE DESCRIPTION
WORD ADDRESS
35h
36h
37h
38h
39h
3Ah
Reserved – No bits loaded
Reserved – No bits loaded
Reserved – No bits loaded
Reserved – No bits loaded
Reserved – Multifuntion Select Register
End-of-list indicator (80h)
This format must be explicitly followed for the bridge to correctly load initialization values from a serial
EEPROM. All byte locations must be considered when programming the EEPROM.
The serial EEPROM is addressed by the bridge at slave address 1010 000b. This slave address is
internally hardwired and cannot be changed by the system designer. Therefore, all three hardware
address bits for the EEPROM are tied to VSS to achieve this address. The serial EEPROM in the sample
application circuit (Figure 3-6) assumes the 1010b high-address nibble. The lower three address bits are
terminal inputs to the chip, and the sample application shows these terminal inputs tied to VSS
.
During an EEPROM download operation, bit 4 (ROMBUSY) in the serial-bus control and status register is
asserted. After the download is finished, bit 0 (ROM_ERR) in the serial-bus control and status register
may be monitored to verify a successful download.
3.5.4 Accessing Serial-Bus Devices Through Softwaree
The bridge provides a programming mechanism to control serial-bus devices through system software.
The programming is accomplished through a doubleword of PCI configuration space at offset B0h.
Table 3-5 lists the registers that program a serial-bus device through software.
Table 3-5. Registers Used To Program Serial-Bus Devices
PCI OFFSET
REGISTER NAME
DESCRIPTION
B0h
Serial-bus data (see
Section 4.56)
Contains the data byte to send on write commands or the received data byte on read
commands.
B1h
Serial-bus word address
(see Section 4.57)
The content of this register is sent as the word address on byte writes or reads. This register is
not used in the quick command protocol. Bit 7 (PROT_SEL) in the serial-bus control and status
register (offset B3h, see Section 4.59) is set to 1b to enable the slave address to be sent.
B2h
B3h
Serial-bus slave address
(see Section 4.58)
Write transactions to this register initiate a serial-bus transaction. The slave device address and
the R/W command selector are programmed through this register.
Serial-bus control and
Serial interface enable, busy, and error status are communicated through this register. In
status (see Section 4.59) addition, the protocol-select bit (PROT_SEL) and serial-bus test bit (SBTEST) are programmed
through this register.
To access the serial EEPROM through the software interface, the following steps are performed:
1. The control and status byte is read to verify the EEPROM interface is enabled (SBDETECT asserted)
and not busy (REQBUSY and ROMBUSY deasserted).
2. The serial-bus word address is loaded. If the access is a write, then the data byte is also loaded.
3. The serial-bus slave address and R/W command selector byte is written.
4. REQBUSY is monitored until this bit is deasserted.
5. SB_ERR is checked to verify that the serial-bus operation completed without error. If the operation is a
read, then the serial-bus data byte is now valid.
Submit Documentation Feedback
Feature/Protocol Descriptions
39
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
3.6 Advanced Error Reporting Registers
In the extended PCI Express configuration space, the bridge supports the advanced error reporting
capabilities structure. For the PCI Express interface, both correctable and uncorrectable error statuses are
provided. For the PCI bus interface, secondary uncorrectable error status is provided. All uncorrectable
status bits have corresponding mask and severity control bits. For correctable status bits, only mask bits
are provided.
Both the primary and secondary interfaces include first error pointer and header log registers. When the
first error is detected, the corresponding bit position within the uncorrectable status register is loaded into
the first error pointer register. Likewise, the header information associated with the first failing transaction
is loaded into the header log. To reset this first error control logic, the corresponding status bit in the
uncorrectable status register is cleared by a writeback of 1b.
For systems that require high data reliability, ECRC is fully supported on the PCI Express interface. The
primary side advanced error capabilities and control register has both ECRC generation and checking
enable control bits. When the checking bit is asserted, all received TLPs are checked for a valid ECRC
field. If the generation bit is asserted, then all transmitted TLPs contain a valid ECRC field.
3.7 Data Error Forwarding Capability
The bridge supports the transfer of data errors in both directions.
If a downstream PCI Express transaction with a data payload is received that targets the internal PCI bus
and the EP bit is set indicating poisoned data, then the bridge must ensure that this information is
transferred to the PCI bus. To do this, the bridge forces a parity error on each PCI bus data phase by
inverting the parity bit calculated for each double-word of data.
If the bridge is the target of a PCI transaction that is forwarded to the PCI Express interface and a data
parity error is detected, then this information is passed to the PCI Express interface. To do this, the bridge
sets the EP bit in the upstream PCI Express header.
3.8 General-Purpose I/O Interfacee
Up to eight general-purpose input/output (GPIO) terminals are provided for system customization. These
GPIO terminals are 3.3-V tolerant.
The exact number of GPIO terminals varies based on implementing the clock run, power override, and
serial EEPROM interface features. These features share four of the eight GPIO terminals. When any of
the three shared functions are enabled, the associated GPIO terminal is disabled.
All eight GPIO terminals are individually configurable as either inputs or outputs by writing the
corresponding bit in the GPIO control register at offset B4h. A GPIO data register at offset B6h exists to
either read the logic state of each GPIO input or to set the logic state of each GPIO output. The power-up
default state for the GPIO control register is input mode.
3.9 Set Slot Power Limit Functionality
The PCI Express Specification provides a method for devices to limit internal functionality and save power
based on the value programmed into the captured slot power limit scale (CSPLS) and capture slot power
limit value (CSPLV) fields of the PCI Express device capabilities register at offset 94h. See Section 4.50,
Device Capabilities Register, for details. The bridge writes these fields when a set slot power limit
message is received on the PCI Express interface.
After the deassertion of PERST, the XIO2213A compares the information within the CSPLS and CSPLV
fields of the device capabilities register to the minimum power scale (MIN_POWER_SCALE) and minimum
power value (MIN_POWER_VALUE) fields in the general control register at offset D4h. See Section 4.66,
General Control Register, for details. If the CSPLS and CSPLV fields are less than the
MIN_POWER_SCALE and MIN_POWER_VALUE fields, respectively, then the bridge takes the
appropriate action that is defined below.
40
Feature/Protocol Descriptions
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
The power usage action is programmable within the bridge. The general control register includes a 3-bit
POWER_OVRD field. This field is programmable to the following two options:
1. Ignore slot power limit fields
2. Respond with unsupported request to all transactions except type 0/1 configuration transactions and
set slot power limit messages
3.10 PCI Express and PCI Bus Power Management
The bridge supports both software-directed power management and active state power management
through standard PCI configuration space. Software-directed registers are located in the power
management capabilities structure located at offset 50h. Active state power management control registers
are located in the PCI Express capabilities structure located at offset 90h.
During software-directed power management state changes, the bridge initiates link state transitions to L1
or L2/L3 after a configuration write transaction places the device in a low power state. The power
management state machine is also responsible for gating internal clocks based on the power state.
Table 3-6 identifies the relationship between the D-states and bridge clock operation.
Table 3-6. Clocking In Low Power States
CLOCK SOURCE
D0/L0
On
D1/L1
On
D2/L1
On
D3/L2/L3
On/Off
Off
PCI express reference clock input (REFCLK)
Internal PCI bus clock to bridge function
Internal PCI bus clock to 1394b OHCI function
On
Off
Off
On
On
On
On/Off
The link power management (LPM) state machine manages active state power by monitoring the PCI
Express transaction activity. If no transactions are pending and the transmitter has been idle for at least
the minimum time required by the PCI Express Specification, then the LPM state machine transitions the
link to either the L0s or L1 state. By reading the bridge’s L0s and L1 exit latency in the link capabilities
register, the system software may make an informed decision relating to system performance versus
power savings. The ASLPMC field in the link control register provides an L0s only option, L1 only option,
or both L0s and L1 option.
Finally, the bridge generates the PM_Active_State_Nak Message if a PM_Active_State_Request_L1
DLLP is received on the PCI Express interface and the link cannot be transitioned to L1.
Submit Documentation Feedback
Feature/Protocol Descriptions
41
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
3.11 1394b OHCI Controller Functionality
3.11.1 1394b OHCI Power Management
The 1394b OHCI controller complies with the PCI Bus Power Management Interface Specification. The
controller supports the D0 (uninitialized), D0 (active), D1, D2, and D3 power states as defined by the
power management definition in the 1394 Open Host Controller Interface Specification, Appendix A4.
Table 3-7 identifies the supported power management registers within the 1394 OHCI configuration
register map.
Table 3-7. 1394b OHCI Configuration Register Map
REGISTER NAME
Power management capabilities
Power management control/status register bridge support extensions Power management control/status (CSR)
OFFSET
44h
Next item pointer
Capability ID
PM data
48h
3.11.2 1394b OHCI and VAUX
The 1394b OHCI function within the XIO2213A is powered by VDD_MAIN only. Therefore, during the D3cold
power management state, VAUX is not supplied to the 1394b OHCI function.
This implies that the 1394b OHCI function does not implement sticky bits and needs to be initialized after
a D3cold power management state. An external serial EEPROM interface is available to initialize critical
configuration register bits. The EEPROM download is triggered by the deassertion of the PERST input.
Otherwise, the BIOS will need to initialize the 1394b OHCI function.
3.11.3 1394b OHCI and Reset Options
The 1394b OHCI function is completely reset by the internal power-on reset feature, by the GRST input, or
by the PCI Express reset (PERST) input. This includes all EEPROM loadable bits, power management
functions, and all remaining configuration register bits and logic.
A PCI Express training control hot reset or the PCI bus configuration register reset bit (SRST) excludes
the EEPROM loadable bits, power management functions, and 1394 PHY. All remaining configuration
registers and logic are reset.
If the OHCI controller is in the power management D2 or D3 state or if the OHCI configuration register
reset bit (SoftReset) is set, the OHCI controller DMA logic and link logic is reset.
Finally, if the OHCI configuration register PHY reset bit (ISBR) is set, the 1394 PHY logic is reset.
3.11.4 1394b OHCI PCI Bus Master
As a bus master, the 1394 OHCI function supports the memory commands specified in Table 3-8. The
commands include memory read, memory read line, memory read multiple, memory write, and memory
write and invalidate.
The read command usage for read transactions of greater than two data phases are determined by the
selection in bits 9:8 (MR_ENHANCE field) of the PCI miscellaneous configuration register at offset F0h
(see Section 7.21). For read transactions of one or two data phases, a memory read command is used.
The write command usage is determined by the MWI_ENB bit 4 of the command configuration register at
offset 04h (see Section 4.3). If bit 4 is asserted and a memory write starts on a cache boundary with a
length greater than one cache line, then memory write and invalidate commands are used. Otherwise,
memory write commands are used.
42
Feature/Protocol Descriptions
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 3-8. 1394 OHCI Memory Command Options
PCI
COMMAND
OHCI MASTER FUNCTION
C/BE3–C/BE0
Memory read
Memory write
0110
DMA read from memory
DMA write to memory
DMA read from memory
DMA read from memory
DMA write to memory
0111
Memory read multiple
Memory read line
1100
1110
Memory write and invalidate
1111
3.11.5 1394b OHCI Subsystem Identification
The subsystem identification register at offset 2Ch is used for system and option card identification
purposes. This register can be initialized from the serial EEPROM or programmed via the subsystem
access register at offset F8h in the 1394a OHCI PCI configuration space (see Section 7.23).
Write access to the subsystem access register updates the subsystem identification registers identically to
OHCI-Lynx™. The contents of the subsystem access register are aliased to the subsystem vendor ID and
subsystem ID registers at PCI offsets 2Ch and 2Eh, respectively. The subsystem ID value written to this
register may also be read back from this register.
3.11.6 1394b OHCI PME Support
Since the 1394b OHCI controller is not connected to VAUX, PME generation is disabled for D3cold power
management states.
Submit Documentation Feedback
Feature/Protocol Descriptions
43
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4
Classic PCI Configuration Space
The programming model of the XIO2213A PCI-Express to PCI bridge is compliant to the classic
PCI-to-PCI bridge programming model. The PCI configuration map uses the type 1 PCI bridge header.
All bits marked with a are sticky bits and are reset by a global reset (GRST) or the internally-generated
power-on reset. All bits marked with a I are reset by a PCI Express reset (PERST), a GRST, or the
internally-generated power-on reset. The remaining register bits are reset by a PCI Express hot reset,
PERST, GRST, or the internally-generated power-on reset.
Table 4-1. Classic PCI Configuration Register Map
REGISTER NAME
OFFSET
000h
Device ID
Status
Vendor ID
Command
004h
Class code
Header type
Device contol base address
Scratchpad RAM base address
Subordinate bus number Secondary bus number
I/O limit
Revision ID
008h
BIST
Latency timer
Cache line size
00Ch
010h
014h
Secondary latency timer
Primary bus number
I/O base
018h
Secondary status
Memory limit
01Ch
Memory base
020h
Prefetchable memory limit
Prefetchable memory base
024h
Prefetchable base upper 32 bits
Prefetchable limit upper 32 bits
028h
02Ch
I/O limit upper 16 bits
I/O base upper 16 bits
030h
Reserved
Capabilities pointer
034h
Reserved
Reserved
038h
Bridge control
Interrupt pin
Interrupt line
03Ch
040h-04Ch
050h
Power management capabilities
Next item pointer
PM capability ID
PM data
PMCSR_BSE
Power management CSR
054h
Reserved
058h-05Ch
060h
MSI message control
Reserved
Next item pointer
MSI CAP ID
MSI message address
064h
MSI upper message address
068h
MSI message data
06Ch
Reserved
070h-07Ch
080h
Reserved
Next item pointer
SSID/SSVID capability ID
Subsystem ID(1)
Subsystem vendor ID(1)
084h
Reserved
Device capabilities
Link capabilities
Reserved
088h-08Ch
090h
PCI Express capabilities register
Device status
Next item pointer
PCI Express capability ID
094h
Device control
098h
09Ch
Link status
Link control
Serial-bus word address(1)
GPIO control(1)
0A0h
0A4h-0ACh
0B0h
Serial-bus control and
status(1)
Serial-bus slave address(1)
Serial-bus data(1)
GPIO data(1)
0B4h
Reserved
0B8h-0BCh
(1) One or more bits in this register are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.
44 Classic PCI Configuration Space Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-1. Classic PCI Configuration Register Map (continued)
REGISTER NAME
Control and diagnostic register 0(1)
Control and diagnostic register 1(1)
Control and diagnostic register 2(1)
Reserved
OFFSET
0C0h
0C4h
0C8h
0CCh
Subsystem access(1)
0D0h
General control(1)
0D4h
Reserved
Reserved
TI proprietary(1)
TI proprietary(1)
Arbiter request mask(1)
TI proprietary(1)
Arbiter control(1)
TI proprietary(1)
0D8h
Arbiter time-out status
0DCh
TI proprietary(1)
Reserved
0E0h
Reserved
TI proprietary
0E4h
Reserved
0E8h-0FCh
4.1 Vendor ID Register
This 16-bit read-only register contains the value 104Ch, which is the vendor ID assigned to Texas
Instruments.,
PCI register offset:
Register type:
00h
Read-only
104Ch
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
0
0
0
0
1
0
0
1
1
0
0
4.2 Device ID Register
This 16-bit read-only register contains the value 823Eh, which is the device ID assigned by TI for the
bridge.,
PCI register offset:
Register type:
02h
Read-only
823Eh
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
0
0
0
0
0
1
0
0
0
1
1
0
0
0
1
4.3 Command Register
The command register controls how the bridge behaves on the PCI Express interface. See Table 4-2 for a
complete description of the register contents.
PCI register offset:
Register type:
04h
Read-only, Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
Classic PCI Configuration Space
45
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 4-2. Command Register Description
BIT
FIELD NAME
RSVD
ACCESS
DESCRIPTION
Reserved. Returns 00000b when read.
15:11
R
INTx disable. This bit enables device specific interrupts. Since the bridge does not
generate any internal interrupts, this bit is read-only 0b.
10
9
INT_DISABLE
FBB_ENB
R
Fast back-to-back enable. The bridge does not generate fast back-to-back transactions;
therefore, this bit returns 0b when read.
R
RW
R
SERR enable bit. When this bit is set, the bridge can signal fatal and nonfatal errors on the
PCI Express interface on behalf of SERR assertions detected on the PCI bus.
8
7
SERR_ENB
STEP_ENB
0 = Disable the reporting of nonfatal errors and fatal errors (default)
1 = Enable the reporting of nonfatal errors and fatal errors
Address/data stepping control. The bridge does not support address/data stepping, and
this bit is hardwired to 0b.
Controls the setting of bit 8 (DATAPAR) in the status register (offset 06h, see Section 4.4)
in response to a received poisoned TLP from PCI Express. A received poisoned TLP is
forwarded with bad parity to conventional PCI regardless of the setting of this bit.
6
5
4
3
PERR_ENB
VGA_ENB
MWI_ENB
SPECIAL
RW
R
0 = Disables the setting of the master data parity error bit (default)
1 = Enables the setting of the master data parity error bit
VGA palette snoop enable. The bridge does not support VGA palette snooping; therefore,
this bit returns 0b when read.
Memory write and invalidate enable. When this bit is set, the bridge translates PCI
Express memory write requests into memory write and invalidate transactions on the PCI
interface.
RW
R
0 = Disable the promotion to memory write and invalidate (default)
1 = Enable the promotion to memory write and invalidate
Special cycle enable. The bridge does not respond to special cycle transactions; therefore,
this bit returns 0b when read.
Bus master enable. When this bit is set, the bridge is enabled to initiate transactions on
the PCI Express interface.
0 = PCI Express interface cannot initiate transactions. The bridge must disable the
response to memory and I/O transactions on the PCI interface (default).
2
1
0
MASTER_ENB
MEMORY_ENB
IO_ENB
RW
RW
RW
1 = PCI Express interface can initiate transactions. The bridge can forward memory
and I/O transactions from PCI secondary interface to the PCI Express interface.
Memory space enable. Setting this bit enables the bridge to respond to memory
transactions on the PCI Express interface.
0 = PCI Express receiver cannot process downstream memory transactions and must
respond with an unsupported request (default)
1 = PCI Express receiver can process downstream memory transactions. The bridge
can forward memory transactions to the PCI interface.
I/O space enable. Setting this bit enables the bridge to respond to I/O transactions on the
PCI Express interface.
0 = PCI Express receiver cannot process downstream I/O transactions and must
respond with an unsupported request (default)
1 = PCI Express receiver can process downstream I/O transactions. The bridge can
forward I/O transactions to the PCI interface.
46
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.4 Status Register
The status register provides information about the PCI Express interface to the system. See Table 4-3 for
a complete description of the register contents.
PCI register offset:
Register type:
06h
Read-only, Read/Clear
0010h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
Table 4-3. Status Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Detected parity error. This bit is set when the PCI Express interface receives a poisoned
TLP. This bit is set regardless of the state of bit 6 (PERR_ENB) in the command register
(offset 04h, see Section 4.3).
15
PAR_ERR
RCU
0 = No parity error detected
1 = Parity error detectedr
Signaled system error. This bit is set when the bridge sends an ERR_FATAL or
ERR_NONFATAL message and bit 8 (SERR_ENB) in the command register (offset 04h,
see Section 4.3) is set.
14
SYS_ERR
MABORT
RCU
0 = No error signaled
1 = ERR_FATAL or ERR_NONFATAL signaled
Received master abort. This bit is set when the PCI Express interface of the bridge
receives a completion-with-unsupported-request status.
13
12
RCU
0 = Unsupported request not received on the PCI Express interface
1 = Unsupported request received on the PCI Express interface
Received target abort. This bit is set when the PCI Express interface of the bridge receives
a completion-with-completer-abort status.
TABORT_REC
RCUT
0 = Completer abort not received on the PCI Express interface
1 = Completer abort received on the PCI Express interface
Signaled target abort. This bit is set when the PCI Express interface completes a request
with completer abort status.
11
TABORT_SIG
PCI_SPEED
RCUT
R
0 = Completer abort not signaled on the PCI Express interface
1 = Completer abort signaled on the PCI Express interface
10:9
DEVSEL timing. These bits are read-only 00b, because they do not apply to PCI Express.
Master data parity error. This bit is set if bit 6 (PERR_ENB) in the command register (offset
04h, see Section 4.3) is set and the bridge receives a completion with data marked as
poisoned on the PCI Express interface or poisons a write request received on the PCI
Express interface.
8
DATAPAR
RCU
0 = No uncorrectable data error detected on the primary interface
1 = Uncorrectable data error detected on the primary interface
Fast back-to-back capable. This bit does not have a meaningful context for a PCI Express
device and is hardwired to 0b.
7
6
5
FBB_CAP
RSVD
R
R
R
Reserved. Returns 0b when read.
66-MHz capable. This bit does not have a meaningful context for a PCI Express device and
is hardwired to 0b.
66MHZ
Capabilities list. This bit returns 1b when read, indicating that the bridge supports additional
PCI capabilities.
4
CAPLIST
R
Interrupt status. This bit reflects the interrupt status of the function. This bit is read-only 0b
since the bridge does not generate any interrupts internally.
3
INT_STATUS
RSVD
R
R
2:0
Reserved. Returns 000b when read.
Submit Documentation Feedback
Classic PCI Configuration Space
47
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.5 Class Code and Revision ID Register
This read-only register categorizes the base class, subclass, and programming interface of the bridge. The
base class is 06h, identifying the device as a bridge. The subclass is 04h, identifying the function as a
PCI-to-PCI bridge, and the programming interface is 00h. Furthermore, the TI device revision is indicated
in the lower byte (00h). See Table 4-4 for a complete description of the register contents.
PCI register offset:
Register type:
08h
Read-only
0604 0001h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
1
1
0
0
0
0
0
0
1
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
Table 4-4. Class Code and Revision ID Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Base class. This field returns 06h when read, which classifies the function as a bridge device.
31:24 BASECLASS
23:16 SUBCLASS
R
R
R
R
Subclass. This field returns 04h when read, which classifies the function as a PCI-to-PCI bridge.
Programming interface. This field returns 00h when read.
15:8
7:0
PGMIF
CHIPREV
Silicon revision. This field returns the silicon revision of the function.
4.6 Cache Line Size Register
If the EN_CACHE_LINE_CHECK bit in the TL Control and Diagnostic Register is ‘0’, then Cheetah-
Express shall use side-band signals from the 1394b OHCI core to determine how much data to fetch when
handling delayed read transactions. In this case, the Cache Line Size Register shall have no effect on the
design and shall essentially be a read/write scratch pad register. If the EN_CACHE_LINE_CHECK bit is
‘1’, then the Cache Line Size Register is used by the bridge to determine how much data to pre-fetch
when handling delayed read transactions. In this case, the value in this register must be programmed to a
power of 2, and any value greater than 32 DWORDs will be treated as 32 DWORDs.
PCI register offset:
Register type:
0Ch
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.7 Primary Latency Timer Register
This read-only register has no meaningful context for a PCI Express device and returns 00h when read.
PCI register offset:
Register type:
0Dh
Read only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
48
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.8 Header Type Register
This read-only register indicates that this function has a type one PCI header. Bit 7 of this register is 0b
indicating that the bridge is a single-function device.
PCI register offset:
Register type:
0Eh
Read only
01h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
4.9 BIST Register
Since the bridge does not support a built-in self test (BIST), this read-only register returns the value of 00h
when read.
PCI register offset:
Register type:
0Fh
Read only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.10 Device Control Base Address Register
This read/write register programs the memory base address that accesses the device control registers.
See Table 4-5 for a complete description of the register contents.
PCI register offset:
Register type:
10h
Read-only, Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-5. Device Control Base Address Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:12
ADDRESS
R or RW Memory Address. The memory address field for XIO2213A uses 20 read/write bits indicating
that 4096 bytes of memory space are required. While less than this is actually used, typical
systems will allocate this space on a 4K boundary. If the BAR0_EN bit (bit 5 at C8h) is ‘0’,
then these bits are read-only and return zeros when read. If the BAR0_EN bit is ‘1’, then
these bits are read/write.
11:4
3
RSVD
R
R
R
Reserved. These bits are read-only and return 00h when read.
PRE_FETCH
MEM_TYPE
Prefetchable. This bit is read-only 0b indicating that this memory window is not prefetchable.
2:1
Memory type. This field is read-only 00b indicating that this window can be located anywhere
in the 32-bit address space.
0
MEM_IND
R
Memory space indicator. This field returns 0b indicating that memory space is used.
4.11 Scratchpad RAM Base Address
This register is used to program the memory address used to access the embedded scratchpad RAM.
PCI register offset:
Register type:
14h
Read-only, Read/Write
Submit Documentation Feedback
Classic PCI Configuration Space
49
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Default value:
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-6. Device Control Base Address Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:12
ADDRESS
R or RW Memory Address. The memory address field for XIO2213A uses 20 read/write bits indicating
that 4096 bytes of memory space are required. If the BAR1_EN bit (bit 6 at C8h) is ‘0’, then
these bits are read-only and return zeros when read. If the BAR1_EN bit is ‘1’, then these
bits are read/write.
11:4
3
RSVD
R
R
R
Reserved. These bits are read-only and return 00h when read.
PRE_FETCH
MEM_TYPE
Prefetchable. This bit is read-only 0b indicating that this memory window is not prefetchable.
2:1
Memory type. This field is read-only 00b indicating that this window can be located anywhere
in the 32-bit address space.
0
MEM_IND
R
Memory space indicator. This field returns 0b indicating that memory space is used.
4.12 Primary Bus Number Register
This read/write register specifies the bus number of the PCI bus segment that the PCI Express interface is
connected to.
PCI register offset:
Register type:
18h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.13 Secondary Bus Number Register
This read/write register specifies the bus number of the PCI bus segment that the PCI interface is
connected to. The bridge uses this register to determine how to respond to a type 1 configuration
transaction.
PCI register offset:
Register type:
19h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.14 Subordinate Bus Number Register
This read/write register specifies the bus number of the highest number PCI bus segment that is
downstream of the bridge. Since the PCI bus is internal and only connects to the 1394a OHCI, this
register must always be equal to the secondary bus number register (offset 19h, see Section 4.13). The
bridge uses this register to determine how to respond to a type 1 configuration transaction.
PCI register offset:
Register type:
1Ah
Read/Write
00h
Default value:
50
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.15 Secondary Latency Timer Register
This read/write register specifies the secondary bus latency timer for the bridge, in units of PCI clock
cycles.
PCI register offset:
Register type:
1Bh
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
Classic PCI Configuration Space
51
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.16 I/O Base Register
This read/write register specifies the lower limit of the I/O addresses that the bridge forwards downstream.
See Table 4-7 for a complete description of the register contents.
PCI register offset:
Register type:
1Ch
Read-only, Read/Write
01h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
Table 4-7. I/O Base Register Description
BIT
7:4
3:0
FIELD NAME
IOBASE
ACCESS
DESCRIPTION
I/O base. Defines the bottom address of the I/O address range that determines when to forward I/O
transactions from one interface to the other. These bits correspond to address bits [15:12] in the I/O
address. The lower 12 bits are assumed to be 000h. The 16 bits corresponding to address bits
[31:16] of the I/O address are defined in the I/O base upper 16 bits register (offset 30h, see
Section 4.25).
RW
R
IOTYPE
I/O type. This field is read-only 1h indicating that the bridge supports 32-bit I/O addressing.
4.17 I/O Limit Register
This read/write register specifies the upper limit of the I/O addresses that the bridge forwards downstream.
See Table 4-8 for a complete description of the register contents.
PCI register offset:
Register type:
1Dh
Read-only, Read/Write
01h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
Table 4-8. I/O Limit Register Description
BIT
7:4
3:0
FIELD NAME
IOLIMIT
ACCESS
DESCRIPTION
I/O limit. Defines the top address of the I/O address range that determines when to forward I/O
transactions from one interface to the other. These bits correspond to address bits [15:12] in the I/O
address. The lower 12 bits are assumed to be FFFh. The 16 bits corresponding to address bits
[31:16] of the I/O address are defined in the I/O limit upper 16 bits register (offset 32h, see
Section 4.26).
RW
R
IOTYPE
I/O type. This field is read-only 1h indicating that the bridge supports 32-bit I/O addressing.
52
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.18 Secondary Status Register
The secondary status register provides information about the PCI bus interface. See Table 4-9 for a
complete description of the register contents.
PCI register offset:
Register type:
1Eh
Read-only, Read/Clear
02X0h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
1
0
x
0
0
0
0
0
0
0
Table 4-9. Secondary Status Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Detected parity error. This bit reports the detection of an uncorrectable address, attribute, or data
error by the bridge on its internal PCI bus secondary interface. This bit must be set when any of the
following three conditions are true:
•
•
•
The bridge detects an uncorrectable address or attribute error as a potential target.
The bridge detects an uncorrectable data error when it is the target of a write transaction.
15 PAR_ERR
RCU
The bridge detects an uncorrectable data error when it is the master of a read transaction
(immediate read data).
The bit is set irrespective of the state of bit 0 (PERR_EN) in the bridge control register at offset 3Eh
(see Section 4.30).
0 = Uncorrectable address, attribute, or data error not detected on secondary interface
1 = Uncorrectable address, attribute, or data error detected on secondary interface
Received system error. This bit is set when the bridge detects an SERR assertion.
14 SYS_ERR
13 MABORT
RCU
RCU
RCU
0 = No error asserted on the PCI interface
1 = SERR asserted on the PCI interface
Received master abort. This bit is set when the PCI interface of the bridge reports the detection of a
master abort termination by the bridge when it is the master of a transaction on its secondary
interface.
0 = Master abort not received on the PCI interface
1 = Master abort received on the PCI interface
Received target abort. This bit is set when the PCI interface of the bridge receives a target abort.
12 TABORT_REC
0 = Target abort not received on the PCI interface
1 = Target abort received on the PCI interface
Signaled target abort. This bit reports the signaling of a target abort termination by the bridge when it
responds as the target of a transaction on its secondary interface.
11 TABORT_SIG
10:9 PCI_SPEED
RCU
R
0 = Target abort not signaled on the PCI interface
1 = Target abort signaled on the PCI interface
DEVSEL timing. These bits are 01b indicating that this is a medium speed decoding device.
Master data parity error. This bit is set if the bridge is the bus master of the transaction on the PCI
bus, bit 0 (PERR_EN) in the bridge control register (offset 3Eh see Section 4.30) is set, and the
bridge either asserts PERR on a read transaction or detects PERR asserted on a write transaction.
8
DATAPAR
RCU
0 = No data parity error detected on the PCI interface
1 = Data parity error detected on the PCI interfacee
Fast back-to-back capable. This bit returns a 1b when read indicating that the secondary PCI
interface of bridge supports fast back-to-back transactions.
7
6
5
FBB_CAP
RSVD
R
R
R
R
Reserved. Returns 0b when read.
66-MHz capable. The bridge operates at a PCI bus CLK frequency of 66 MHz; therefore, this bit
always returns a 1b.
66MHZ
4:0 RSVD
Reserved. Returns 00000b when read.
Submit Documentation Feedback
Classic PCI Configuration Space
53
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.19 Memory Base Register
This read/write register specifies the lower limit of the memory addresses that the bridge forwards
downstream. See Table 4-10 for a complete description of the register contents.
PCI register offset:
Register type:
20h
Read-only, Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-10. Memory Base Register Description
BIT
15:4 MEMBASE
3:0 RSVD
FIELD NAME
ACCESS
DESCRIPTION
Memory base. Defines the lowest address of the memory address range that determines when to
forward memory transactions from one interface to the other. These bits correspond to address bits
[31:20] in the memory address. The lower 20 bits are assumed to be 00000h.
RW
R
Reserved. Returns 0h when read.
4.20 Memory Limit Register
This read/write register specifies the upper limit of the memory addresses that the bridge forwards
downstream. See Table 4-11 for a complete description of the register contents.
PCI register offset:
Register type:
22h
Read-only, Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-11. Memory Limit Register Description
BIT
15:4 MEMLIMIT
3:0 RSVD
FIELD NAME
ACCESS
DESCRIPTION
Memory limit. Defines the highest address of the memory address range that determines when to
forward memory transactions from one interface to the other. These bits correspond to address bits
[31:20] in the memory address. The lower 20 bits are assumed to be FFFFFh.
RW
R
Reserved. Returns 0h when read.
4.21 Prefetchable Memory Base Register
This read/write register specifies the lower limit of the prefetchable memory addresses that the bridge
forwards downstream. See Table 4-12 for a complete description of the register contents.
PCI register offset:
Register type:
24h
Read-only, Read/Write
0001h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
Table 4-12. Prefetchable Memory Base Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Prefetchable memory base. Defines the lowest address of the prefetchable memory address range
that determines when to forward memory transactions from one interface to the other. These bits
correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be
00000h. The prefetchable base upper 32 bits register (offset 28h, see Section 4.23) specifies the bit
[63:32] of the 64-bit prefetchable memory address.
15:4 PREBASE
RW
54
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-12. Prefetchable Memory Base Register Description (continued)
BIT
FIELD NAME
64BIT
ACCESS
DESCRIPTION
3:0
64-bit memory indicator. These read-only bits indicate that 64-bit addressing is supported for this
memory window.
R
4.22 Prefetchable Memory Limit Register
This read/write register specifies the upper limit of the prefetchable memory addresses that the bridge
forwards downstream. See Table 4-13 for a complete description of the register contents.
PCI register offset:
Register type:
26h
Read-only, Read/Write
0001h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
Table 4-13. Prefetchable Memory Limit Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Prefetchable memory limit. Defines the highest address of the prefetchable memory address range
that determines when to forward memory transactions from one interface to the other. These bits
correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be
FFFFFh. The prefetchable limit upper 32 bits register (offset 2Ch, see Section 4.24) specifies the bit
[63:32] of the 64-bit prefetchable memory address.
15:4 PRELIMIT
RW
3:0
64BIT
64-bit memory indicator. These read-only bits indicate that 64-bit addressing is supported for this
memory window.
R
4.23 Prefetchable Base Upper 32 Bits Register
This read/write register specifies the upper 32 bits of the prefetchable memory base register. See
Table 4-14 for a complete description of the register contents.
PCI register offset:
Register type:
28h
Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-14. Prefetchable Base Upper 32 Bits Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Prefetchable memory base upper 32 bits. Defines the upper 32 bits of the lowest address of the
prefetchable memory address range that determines when to forward memory transactions
downstream.
31:0 PREBASE
RW
4.24 Prefetchable Limit Upper 32 Bits Register
This read/write register specifies the upper 32 bits of the prefetchable memory limit register. See
Table 4-15 for a complete description of the register contents.
PCI register offset:
Register type:
2Ch
Read/Write
0000 0000h
Default value:
Submit Documentation Feedback
Classic PCI Configuration Space
55
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-15. Prefetchable Limit Upper 32 Bits Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Prefetchable memory limit upper 32 bits. Defines the upper 32 bits of the highest address of the
prefetchable memory address range that determines when to forward memory transactions
downstream.
31:0 PRELIMIT
RW
4.25 I/O Base Upper 16 Bits Register
This read/write register specifies the upper 16 bits of the I/O base register. See Table 4-16 for a complete
description of the register contents.
PCI register offset:
Register type:
30h
Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-16. I/O Base Upper 16 Bits Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
I/O base upper 16 bits. Defines the upper 16 bits of the lowest address of the I/O address range
15:0 IOBASE
RW
that determines when to forward I/O transactions downstream. These bits correspond to address
bits [31:20] in the I/O address. The lower 20 bits are assumed to be 00000h.
4.26 I/O Limit Upper 16 Bits Register
This read/write register specifies the upper 16 bits of the I/O limit register. See Table 4-17 for a complete
description of the register contents.
PCI register offset:
Register type:
32h
Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-17. I/O Limit Upper 16 Bits Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
I/O limit upper 16 bits. Defines the upper 16 bits of the top address of the I/O address range that
determines when to forward I/O transactions downstream. These bits correspond to address bits
[31:20] in the I/O address. The lower 20 bits are assumed to be FFFFFh.
15:0 IOLIMIT
RW
4.27 Capabilities Pointer Register
This read-only register provides a pointer into the PCI configuration header where the PCI power
management block resides. Since the PCI power management registers begin at 50h, this register is
hardwired to 50h.
PCI register offset:
Register type:
34h
Read-only
56
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Default value:
50h
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
1
0
1
0
0
0
0
4.28 Interrupt Line Register
This read/write register is programmed by the system and indicates to the software which interrupt line the
bridge has assigned to it. The default value of this register is FFh, indicating that an interrupt line has not
yet been assigned to the function. Since the bridge does not generate interrupts internally, this register is
a scratch pad register.
PCI register offset:
Register type:
3Ch
Read/Write
FFh
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
1
1
1
1
1
1
1
1
4.29 Interrupt Pin Register
The interrupt pin register is read-only 00h indicating that the bridge does not generate internal interrupts.
While the bridge does not generate internal interrupts, it does forward interrupts from the secondary
interface to the primary interface.
PCI register offset:
Register type:
3Dh
Read-only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
Classic PCI Configuration Space
57
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.30 Bridge Control Register
The bridge control register provides extensions to the command register that are specific to a bridge. See
Table 4-18 for a complete description of the register contents.
PCI register offset:
Register type:
3Eh
Read-only, Read/Write, Read/Clear
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-18. Bridge Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:12
11
RSVD
R
Reserved. Returns 0h when read.
DTSERR
RW
Discard timer SERR enable. Applies only in conventional PCI mode. This bit enables the
bridge to generate either an ERR_NONFATAL (by default) or ERR_FATAL transaction on
the primary interface when the secondary discard timer expires and a delayed transaction
is discarded from a queue in the bridge. The severity is selectable only if advanced error
reporting is supported.
0 = Do not generate ERR_NONFATAL or ERR_FATAL on the primary interface as a
result of the expiration of the secondary discard timer. Note that an error message
can still be sent if advanced error reporting is supported and bit 10
(DISCARD_TIMER_MASK) in the secondary uncorrectable error mask register
(offset 130h, see Section 5.11) is clear (default).
1 = Generate ERR_NONFATAL or ERR_FATAL on the primary interface if the
secondary discard timer expires and a delayed transaction is discarded from a
queue in the bridges.
10
9
DTSTATUS
SEC_DT
RCU
Discard timer status. This bit indicates if a discard timer expires and a delayed transaction
is discarded.
0 = No discard timer error
1 = Discard timer error
RW Selects the number of PCI clocks that the bridge waits for the 1394a OHCI
master on the secondary interface to repeat a delayed transaction request. The
counter starts once the delayed completion (the completion of the delayed
transaction on the primary interface) has reached the head of the downstream
queue of the bridge (i.e., all ordering requirements have been satisfied and the
bridge is ready to complete the delayed transaction with the initiating master on the
secondary bus). If the master does not repeat the transaction before the counter
expires, then the bridge deletes the delayed transaction from its queue and sets
the discard timer status bit.
0 = The secondary discard timer counts 215 PCI clock cycles (default)
1 = The secondary discard timer counts 210 PCI clock cycles
8
7
PRI_DEC
FBB_EN
R
Primary discard timer. This bit has no meaning in PCI Express and is hardwired to 0b.
RW
Fast back-to-back enable. This bit allows software to enable fast back-to-back
transactions on the secondary PCI interface.
0 = Fast back-to-back transactions are disabled (default)
1 = Secondary interface fast back-to-back transactions are enabled
6
SRST
RW
Secondary bus reset. This bit is set when software wishes to reset all devices
downstream of the bridge. Setting this bit causes the PRST signal on the secondary
interface to be asserted.
0 = Secondary interface is not in reset state (default)
1 = Secondary interface is in the reset state
58
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-18. Bridge Control Register Description (continued)
BIT
FIELD NAME
MAM
ACCESS
DESCRIPTION
5
RW
Master abort mode. This bit controls the behavior of the bridge when it receives a master
abort or an unsupported request.
0 = Do not report master aborts. Returns FFFF FFFFh on reads and discard data on
writes (default)
1 = Respond with an unsupported request on PCI Express when a master abort is
received on PCI. Respond with target abort on PCI when an unsupported request
completion on PCI Express is received. This bit also enables error signaling on
master abort conditions on posted writes.
4
3
VGA16
VGA
RW
RW
VGA 16-bit decode. This bit enables the bridge to provide full 16-bit decoding for VGA I/O
addresses. This bit only has meaning if the VGA enable bit is set.
0 = Ignore address bits [15:10] when decoding VGA I/O addresses (default)
1 = Decode address bits [15:10] when decoding VGA I/O addresses
VGA enable. This bit modifies the response by the bridge to VGA compatible addresses.
If this bit is set, then the bridge decodes and forwards the following accesses on the
primary interface to the secondary interface (and, conversely, block the forwarding of
these addresses from the secondary to primary interface):
•
•
Memory accesses in the range 000A 0000h to 000B FFFFh
I/O addresses in the first 64 KB of the I/O address space (address bits [31:16] are
0000h) and where address bits [9:0] are in the range of 3B0h to 3BBh or 3C0h to
3DFh (inclusive of ISA address aliases – address bits [15:10] may possess any
value and are not used in the decoding)
If this bit is set, then forwarding of VGA addresses is independent of the value of bit 2
(ISA), the I/O address and memory address ranges defined by the I/O base and limit
registers, the memory base and limit registers, and the prefetchable memory base and
limit registers of the bridge. The forwarding of VGA addresses is qualified by bits 0
(IO_ENB) and 1 (MEMORY_ENB) in the command register (offset 04h, see Section 4.3).
0 = Do not forward VGA compatible memory and I/O addresses from the primary to
secondary interface (addresses defined above) unless they are enabled for
forwarding by the defined I/O and memory address ranges (default).
1 = Forward VGA compatible memory and I/O addresses (addresses defined above)
from the primary interface to the secondary interface (if the I/O enable and memory
enable bits are set) independent of the I/O and memory address ranges and
independent of the ISA enable bit.
2
ISA
RW
ISA enable. This bit modifies the response by the bridge to ISA I/O addresses. This
applies only to I/O addresses that are enabled by the I/O base and I/O limit registers and
are in the first 64 KB of PCI I/O address space (0000 0000h to 0000 FFFFh). If this bit is
set, then the bridge blocks any forwarding from primary to secondary of I/O transactions
addressing the last 768 bytes in each 1-KB block. In the opposite direction (secondary to
primary), I/O transactions are forwarded if they address the last 768 bytes in each 1K
block.
0 = Forward downstream all I/O addresses in the address range defined by the I/O
base and I/O limit registers (default)
1 = Forward upstream ISA I/O addresses in the address range defined by the I/O base
and I/O limit registers that are in the first 64 KB of PCI I/O address space (top 768
bytes of each 1-KB block)
1
SERR_EN
RW
SERR enable. This bit controls forwarding of system error events from the secondary
interface to the primary interface. The bridge forwards system error events when:
•
•
•
This bit is set
Bit 8 (SERR_ENB) in the command register (offset 04h, see Section 4.3) is set
SERR is asserted on the secondary interface
0 = Disable the forwarding of system error events (default)
1 = Enable the forwarding of system error events
Submit Documentation Feedback
Classic PCI Configuration Space
59
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 4-18. Bridge Control Register Description (continued)
BIT
FIELD NAME
PERR_EN
ACCESS
DESCRIPTION
0
RW
Parity error response enable. Controls the bridge's response to data, uncorrectable
address, and attribute errors on the secondary interface. Also, the bridge always forwards
data with poisoning, from conventional PCI to PCI Express on an uncorrectable
conventional PCI data error, regardless of the setting of this bit.
0 = Ignore uncorrectable address, attribute, and data errors on the secondary interface
(default)
1 = Enable uncorrectable address, attribute, and data error detection and reporting on
the secondary interface
4.31 Capability ID Register
This read-only register identifies the linked list item as the register for PCI power management. The
register returns 01h when read.
PCI register offset:
Register type:
50h
Read-only
01h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
4.32 Next Item Pointer Register
The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge.
This register reads 80h pointing to the Subsystem ID capabilities registers.
PCI register offset:
Register type:
51h
Read-only
60h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
1
1
0
0
0
0
0
4.33 Power Management Capabilities Register
This read-only register indicates the capabilities of the bridge related to PCI power management. See
Table 4-19 for a complete description of the register contents.
PCI register offset:
Register type:
52h
Read-only
0603h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
1
1
Table 4-19. Power Management Capabilities Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:11
PME_SUPPORT
R
PME support. This 5-bit field indicates the power states from which the bridge may assert
PME. Because the bridge never generates a PME except on a behalf of a secondary
device, this field is read-only and returns 00000b.
10
9
D2_SUPPORT
D1_SUPPORT
AUX_CURRENT
R
R
R
This bit returns a 1b when read, indicating that the function supports the D2 device power
state.
This bit returns a 1b when read, indicating that the function supports the D1 device power
state.
8:6
3.3 VAUX auxiliary current requirements. This field returns 000b since the bridge does not
generate PME from D3cold
.
60
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-19. Power Management Capabilities Register Description (continued)
BIT
FIELD NAME
DSI
ACCESS
DESCRIPTION
5
R
Device specific initialization. This bit returns 0b when read, indicating that the bridge does
not require special initialization beyond the standard PCI configuration header before a
generic class driver is able to use it.
4
3
RSVD
R
R
R
Reserved. Returns 0b when read.
PME_CLK
PM_VERSION
PME clock. This bit returns 0b indicating that the PCI clock is not needed to generate PME.
2:0
Power management version. If bit 26 (PCI_PM_VERSION_CTRL) in the general control
register (offset D4h, see Section 4.66) is 0b, then this field returns 010b indicating revision
1.1 compatibility. If PCI_PM_VERSION_CTRL is 1b, then this field returns 011b indicating
revision 1.2 compatibility.
4.34 Power Management Control/Status Register
This register determines and changes the current power state of the bridge. No internal reset is generated
when transitioning from the D3hot state to the D0 state. See Table 4-20 for a complete description of the
register contents.
PCI register offset:
Register type:
54h
Read-only, Read/Write
0008h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
Table 4-20. Power Management Control/Status Register Description
BIT
15
14:13 DATA_SCALE
FIELD NAME
ACCESS
DESCRIPTION
PME_STAT
R
R
PME status. This bit is read-only and returns 0b when read.
Data scale. This 2-bit field returns 00b when read since the bridge does not use the data
register.
12:9
8
DATA_SEL
PME_EN
R
Data select. This 4-bit field returns 0h when read since the bridge does not use the data
register.
RW
PME enable. This bit has no function and acts as scratchpad space. The default value for
this bit is 0b.
7:4
3
RSVD
R
R
Reserved. Returns 0h when read.
NO_SOFT_RESET
No soft reset. If bit 26 (PCI_PM_VERSION_CTRL) in the general control register (offset
D4h, see Section 4.66) is 0b, then this bit returns 0b for compatibility with version 1.1 of the
PCI Power Management Specification. If PCI_PM_VERSION_CTRL is 1b, then this bit
returns 1b indicating that no internal reset is generated and the device retains its
configuration context when transitioning from the D3hot state to the D0 state.
2
RSVD
R
Reserved. Returns 0b when read.
1:0
PWR_STATE
RW
Power state. This 2-bit field determines the current power state of the function and sets the
function into a new power state. This field is encoded as follows:
00 = D0 (default)
01 = D1
10 = D2
11 = D3hot
4.35 Power Management Bridge Support Extension Register
This read-only register indicates to host software what the state of the secondary bus will be when the
bridge is placed in D3. See Table 4-21 for a complete description of the register contents.
PCI register offset:
Register type:
56h
Read-only
40h
Default value:
Submit Documentation Feedback
Classic PCI Configuration Space
61
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
1
0
0
0
0
0
0
Table 4-21. PM Bridge Support Extension Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
7
BPCC
R
Bus power/clock control enable. This bit indicates to the host software if the bus secondary
clocks are stopped when the bridge is placed in D3. The state of the BPCC bit is
controlled by bit 11 (BPCC_E) in the general control register (offset D4h, see
Section 4.66).
0 = The secondary bus clocks are not stopped in D3
1 = The secondary bus clocks are stopped in D3
6
BSTATE
RSVD
R
R
B2/B3 support. This bit is read-only 1b indicating that the bus state in D3 is B2.
Reserved. Returns 00 0000b when read.
5:0
4.36 Power Management Data Register
The read-only register is not applicable to the bridge and returns 00h when read.
PCI register offset:
Register type:
57h
Read-only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.37 MSI Capability ID Register
This read-only register identifies the linked list item as the register for message signaled interrupts
capabilities. The register returns 05h when read.
PCI register offset:
Register type:
60h
Read-only
05h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
1
0
1
4.38 Next Item Pointer Register
The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge.
This register reads 80h pointing to the subsystem ID capabilities registers.
PCI register offset:
Register type:
61h
Read-only
80h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
1
0
0
0
0
0
0
0
62
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.39 MSI Message Control Register
This register controls the sending of MSI messages. See Table 4-22 for a complete description of the
register contents.
PCI register offset:
Register type:
62h
Read-only, Read/Write
0088h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
0
Table 4-22. MSI Message Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:8
7
RSVD
R
R
Reserved. Returns 00h when read.
64CAP
64-bit message capability. This bit is read-only 1b indicating that the bridge supports 64-bit
MSI message addressing.
6:4
MM_EN
RW
Multiple message enable. This bit indicates the number of distinct messages that the
bridge is allowed to generate.
000 = 1 message (default)
001 = 2 messages
010 = 4 messages
011 = 8 messages
100 = 16 messages
101 = Reserved
110 = Reserved
111 = Reserved
3:1
0
MM_CAP
MSI_EN
R
Multiple message capabilities. This field indicates the number of distinct messages that
bridge is capable of generating. This field is read-only 100b indicating that the bridge can
signal 1 interrupt for each IRQ supported on the serial IRQ stream up to a maximum of 16
unique interrupts.
RW
MSI enable. This bit enables MSI interrupt signaling. MSI signaling must be enabled by
software for the bridge to signal that a serial IRQ has been detected.
0 = MSI signaling is prohibited (default)
1 = MSI signaling is enabled
NOTE
Enabling MSI messaging in the XIO2213A has no effect.
4.40 MSI Message Lower Address Register
This register contains the lower 32 bits of the address that a MSI message writes to when a serial IRQ is
detected. See Table 4-23 for a complete description of the register contents.
PCI register offset:
Register type:
64h
Read-only, Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
Classic PCI Configuration Space
63
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 4-23. MSI Message Lower Address Register Description
BIT
31:2
1:0
FIELD NAME
ADDRESS
RSVD
ACCESS
DESCRIPTION
RW
R
System specified message address
Reserved. Returns 00b when read.
NOTE
Enabling MSI messaging in the XIO2213A has no effect.
4.41 MSI Message Upper Address Register
This register contains the upper 32 bits of the address that a MSI message writes to when a serial IRQ is
detected. If this register contains 0000 0000h, then 32-bit addressing is used; otherwise, 64-bit addressing
is used.
PCI register offset:
Register type:
68h
Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
NOTE
Enabling MSI messaging in the XIO2213A has no effect.
4.42 MSI Message Data Register
This register contains the data that software programmed the bridge to send when it send a MSI message.
See Table 4-24 for a complete description of the register contents.
PCI register offset:
Register type:
6Ch
Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-24. MSI Message Data Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:4
MSG
RW
System specific message. This field contains the portion of the message that the bridge
forwards unmodified.
3:0
MSG_NUM
RW
Message number. This portion of the message field may be modified to contain the
message number is multiple messages are enable. The number of bits that are modifiable
depends on the number of messages enabled in the message control register.
1 message = No message data bits can be modified (default)
2 messages = Bit 0 can be modified
4 messages = Bits 1:0 can be modified
8 messages = Bits 2:0 can be modified
16 messages = Bits 3:0 can be modified
64
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
NOTE
Enabling MSI messaging in the XIO2213A has no effect.
4.43 Capability ID Register
This read-only register identifies the linked list item as the register for subsystem ID and subsystem
vendor ID capabilities. The register returns 0Dh when read.
PCI register offset:
Register type:
80h
Read-only
0Dh
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
1
1
0
1
4.44 Next Item Pointer Register
The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge.
This register reads 90h pointing to the PCI Express capabilities registers.
PCI register offset:
Register type:
81h
Read-only
90h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
1
0
0
1
0
0
0
0
4.45 Subsystem Vendor ID Register
This register, used for system and option card identification purposes, may be required for certain
operating systems. This read-only register is initialized through the EEPROM and can be written through
the subsystem alias register. This register shall only be reset by a Fundamental Reset (FRST#).
PCI register offset:
Register type:
84h
Read-only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
4.46 Subsystem ID Register
This register, used for system and option card identification purposes, may be required for certain
operating systems. This read-only register is initialized through the EEPROM and can be written through
the subsystem alias register. This register shall only be reset by a Fundamental Reset (FRST#).
PCI register offset:
Register type:
86h
Read-only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
4.47 PCI Express Capability ID Register
This read-only register identifies the linked list item as the register for PCI Express capabilities. The
register returns 10h when read.
Submit Documentation Feedback
Classic PCI Configuration Space
65
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
PCI register offset:
Register type:
90h
Read-only
10h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
1
0
0
0
0
4.48 Next Item Pointer Register
The contents of this read-only register indicate the next item in the linked list of capabilities for the bridge.
This register reads 00h indicating no additional capabilities are supported.
PCI register offset:
Register type:
91h
Read-only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.49 PCI Express Capabilities Register
This read-only register indicates the capabilities of the bridge related to PCI Express. See Table 4-25 for a
complete description of the register contents.
PCI register offset:
Register type:
92h
Read-only
0071h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
1
Table 4-25. PCI Express Capabilities Register Description
BIT
15:9
8
FIELD NAME
ACCESS
DESCRIPTION
Reserved. Returns 000 0000b when read.
Slot implemented. This bit is not valid for the bridge and is read-only 0b.
RSVD
R
R
R
SLOT
7:4
DEV_TYPE
Device/port type. This read-only field returns 0111b indicating that the device is a PCI
Express-to-PCI bridge.
3:0
VERSION
R
Capability version. This field returns 1h indicating revision 1 of the PCI Express capability.
66
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.50 Device Capabilities Register
The device capabilities register indicates the device specific capabilities of the bridge. See Table 4-26 for
a complete description of the register contents.
PCI register offset:
Register type:
94h
Read-only
0000 8002
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
Table 4-26. Device Capabilities Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:28
27:26
RSVD
R
Reserved. Returns 0h when read.
CSPLS
RU
Captured slot power limit scale. The value in this field is programmed by the host by issuing a
Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 9:8
are written to this field. The value in this field specifies the scale used for the slot power limit.
00 = 1.0x
01 = 0.1x
10 = 0.01x
11 = 0.001x1
25:18
CSPLV
RU
Captured slot power limit value. The value in this field is programmed by the host by issuing a
Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 7:0
are written to this field. The value in this field in combination with the slot power limit scale value
(bits 27:26) specifies the upper limit of power supplied to the slot. The power limit is calculated
by multiplying the value in this field by the value in the slot power limit scale field.
17:16
15
RSVD
RBER
R
R
Reserved. Return 000b when read.
Role Based Error Reporting. This bit is hardwired to 1 indicating that the XIO2213A supports
Role Based Error Reporting
14
13
PIP
R
R
Power indicator present. This bit is hardwired to 0b indicating that a power indicator is not
implemented.
AIP
Attention indicator present. This bit is hardwired to 0b indicating that an attention indicator is not
implemented.
12
ABP
R
Attention button present. This bit is hardwired to 0b indicating that an attention button is not
implemented.
11:9
EP_L1_LAT
RU
Endpoint L1 acceptable latency. This field indicates the maximum acceptable latency for a
transition from L1 to L0 state. This field can be programmed by writing to the L1_LATENCY
field (bits 15:13) in the general control register (offset D4h, see Section 4.66). The default value
for this field is 000b which indicates a range less than 1µs. This field cannot be programmed to
be less than the latency for the PHY to exit the L1 state.
8:6
EP_L0S_LAT
RU
Endpoint L0s acceptable latency. This field indicates the maximum acceptable latency for a
transition from L0s to L0 state. This field can be programmed by writing to the L0s_LATENCY
field (bits 18:16) in the general control register (offset D4h, see Section 4.66). The default value
for this field is 000b which indicates a range less than 1µs. This field cannot be programmed to
be less than the latency for the PHY to exit the L0s state.
5
ETFS
PFS
R
R
Extended tag field supported. This field indicates the size of the tag field not supported.
4:3
Phantom functions supported. This field is read-only 00b indicating that function numbers are
not used for phantom functions.
2:0
MPSS
R
Maximum payload size supported. This field indicates the maximum payload size that the
device can support for TLPs. This field is encoded as 010b indicating the maximum payload
size for a TLP is 512 bytes.
Submit Documentation Feedback
Classic PCI Configuration Space
67
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.51 Device Control Register
The device control register controls PCI Express device specific meters. See Table 4-27 for a complete
description of the register contents.
PCI register offset:
Register type:
98h
Read-only, Read/Write
2800h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
Table 4-27. Device Control Register Description
BIT
FIELD NAME
CFG_RTRY_ENB
ACCESS
DESCRIPTION
15
RW
Configuration retry status enable. When this read/write bit is set to 1b, the bridge returns a
completion with completion retry status on PCI Express if a configuration transaction
forwarded to the secondary interface did not complete within the implementation specific
time-out period. When this bit is set to 0b, the bridge does not generate completions with
completion retry status on behalf of configuration transactions. The default value of this bit is
0b.
14:12
MRRS
RW
Maximum read request size. This field is programmed by host software to set the maximum
size of a read request that the bridge can generate. The bridge uses this field in conjunction
with the cache line size register (offset 0Ch, see Section 7.6) to determine how much data to
fetch on a read request. This field is encoded as:
000 = 128B
001 = 256B
010 = 512B (default)
011 = 1024B
100 = 2048B
101 = 4096B
110 = Reserved
111 = Reserved
11
10
ENS
RW
RW
Enable no snoop. Controls the setting of the no snoop flag within the TLP header for upstream
memory transactions mapped to any traffic class mapped to a virtual channel (VC) other than
VC0 through the upstream decode windows.
0 = No snoop field is 0b
1 = No snoop field is 1b (default)
APPE
Auxiliary power PM enable. This bit has no effect in the bridge.
0 = AUX power is disabled (default)
1 = AUX power is enabled
9
8
PFE
R
R
Phantom function enable. Since the bridge does not support phantom functions, this bit is
read-only 0b.
ETFE
MPS
Extended tag field enable. Since the bridge does not support extended tags, this bit is
read-only 0b.
7:5
RW
Maximum payload size. This field is programmed by host software to set the maximum size of
posted writes or read completions that the bridge can initiate. This field is encoded as:
000 = 128B (default)
001 = 256B
010 = 512B
011 = 1024B
100 = 2048B
101 = 4096B
110 = Reserved
111 = Reserved
4
3
ERO
R
Enable relaxed ordering. Since the bridge does not support relaxed ordering, this bit is
read-only 0b.
URRE
RW
Unsupported request reporting enable. If this bit is set, then the bridge sends an
ERR_NONFATAL message to the root complex when an unsupported request is received.
0 = Do not report unsupported requests to the root complex (default)
1 = Report unsupported requests to the root complexd
68
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-27. Device Control Register Description (continued)
BIT
FIELD NAME
FERE
ACCESS
DESCRIPTION
2
RW
Fatal error reporting enable. If this bit is set, then the bridge is enabled to send ERR_FATAL
messages to the root complex when a system error event occurs.
0 = Do not report fatal errors to the root complex (default)
1 = Report fatal errors to the root complexd
1
0
NFERE
CERE
RW
RW
Nonfatal error reporting enable. If this bit is set, then the bridge is enabled to send
ERR_NONFATAL messages to the root complex when a system error event occurs.
0 = Do not report nonfatal errors to the root complex (default)
1 = Report nonfatal errors to the root complexd
Correctable error reporting enable. If this bit is set, then the bridge is enabled to send
ERR_COR messages to the root complex when a system error event occurs.
0 = Do not report correctable errors to the root complex (default)
1 = Report correctable errors to the root complex.
4.52 Device Status Register
The device status register provides PCI Express device specific information to the system. See Table 4-28
for a complete description of the register contents.
PCI register offset:
Register type:
9Ah
Read-only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-28. Device Status Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Reserved. Returns 00 0000 0000b when read.
15:6
5
RSVD
PEND
R
RU
Transaction pending. This bit is set when the bridge has issued a nonposted transaction that has
not been completed.
4
3
APD
URD
RU
AUX power detected. This bit indicates that AUX power is present.
0 = No AUX power detected
1 = AUX power detectedd
RCU
Unsupported request detected. This bit is set by the bridge when an unsupported request is
received.
2
1
0
FED
RCU
RCU
RCU
Fatal error detected. This bit is set by the bridge when a fatal error is detected.
Nonfatal error detected. This bit is set by the bridge when a nonfatal error is detected.
Correctable error detected. This bit is set by the bridge when a correctable error is detected.
NFED
CED
Submit Documentation Feedback
Classic PCI Configuration Space
69
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.53 Link Capabilities Register
The link capabilities register indicates the link specific capabilities of the bridge. See Table 4-29 for a
complete description of the register contents.
PCI register offset:
Register type:
9Ch
Read-only
0006 XC11h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
x
x
x
1
1
0
0
0
0
0
1
0
0
0
1
Table 4-29. Link Capabilities Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:24 PORT_NUM
R
Port number. This field indicates port number for the PCI Express link. This field is read-only
00h indicating that the link is associated with port 0.
23:19 RSVD
R
R
Reserved. Return 00 0000b when read.
18
CLK_PM
Clock Power Management. This bit is hardwired to 1 to indicate that XIO2213A supports Clock
Power Management through CLKREQ protocol.
17:15 L1_LATENCY
R
L1 exit latency. This field indicates the time that it takes to transition from the L1 state to the L0
state. Bit 6 (CCC) in the link control register (offset A0h, see Section 4.54) equals 1b for a
common clock and equals 0b for an asynchronous clock.
For a common reference clock, the value of this field is determined by bits 20:18
(L1_EXIT_LAT_ASYNC) of the control and diagnostic register 1 (offset C4h, see Section 4.63).
For an asynchronous reference clock, the value of this field is determined by bits 17:15
(L1_EXIT_LAT_COMMON) of the control and diagnostic register 1 (offset C4h, see
Section 4.63).
14:12 L0S_LATENCY
R
R
L0s exit latency. This field indicates the time that it takes to transition from the L0s state to the
L0 state. Bit 6 (CCC) in the link control register (offset A0h, see Section 4.54) equals 1b for a
common clock and equals 0b for an asynchronous clock.
For a common reference clock, the value of 011b indicates that the L1 exit latency falls between
256 ns to less than 512 ns.
For an asynchronous reference clock, the value of 100b indicates that the L1 exit latency falls
between 512 ns to less than 1 µs.
11:10 ASLPMS
Active state link PM support. This field indicates the level of active state power management
that the bridge supports. The value 11b indicates support for both L0s and L1 through active
state power management.
9:4
3:0
MLW
MLS
R
R
Maximum link width. This field is encoded 00 0001b to indicate that the bridge only supports a
1x PCI Express link.
Maximum link speed. This field is encoded 1h to indicate that the bridge supports a maximum
link speed of 2.5 Gb/s.
70
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.54 Link Control Register
The link control register controls link specific behavior. See Table 4-30 for a complete description of the
register contents.
PCI register offset:
Register type:
A0h
Read-only, Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-30. Link Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:9
8
RSVD
RW
RW
Reserved. Returns 00h when read.
CPM_EN
Clock Power Management Enable. This bit is used to enable XIO2213A to use CLKREQ
for clock power management
0 = Clock Power Management is disabled and XIO2213A shall hold the CLKREQ
signal low
1 = Clock Power Management is enabled and XIO2213A is permitted to use the
CLKREQ signal to allow the REFCLK input to be stopped
7
6
ES
RW
RW
Extended synch. This bit forces the bridge to extend the transmission of FTS ordered sets
and an extra TS2 when exiting from L1 prior to entering to L0.
0 = Normal synch (default)
1 = Extended synch
CCC
Common clock configuration. When this bit is set, it indicates that the bridge and the
device at the opposite end of the link are operating with a common clock source. A value
of 0b indicates that the bridge and the device at the opposite end of the link are operating
with se te reference clock sources. The bridge uses this common clock configuration
information to report the correct L0s and L1 exit latencies.
0 = Reference clock is asynchronous (default)
1 = Reference clock is common
5
4
3
RL
R
R
Retrain link. This bit has no function and is read-only 0b.
Link disable. This bit has no function and is read-only 0b.
LD
RCB
RW
Read completion boundary. This bit is an indication of the RCB of the root complex. The
state of this bit has no affect on the bridge, since the RCB of the bridge is fixed at 128
bytes.
0 = 64 bytes (default)
1 = 128 bytes
2
RSVD
R
Reserved. Returns 0b when read.
1:0
ASLPMC
RW
Active state link PM control. This field enables and disables the active state PM.
00 = Active state PM disabled (default)
01 = L0s entry enabled
10 = L1 entry enabled
11 = L0s and L1 entry enabled
Submit Documentation Feedback
Classic PCI Configuration Space
71
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.55 Link Status Register
The link status register indicates the current state of the PCI Express link. See Table 4-31 for a complete
description of the register contents.
PCI register offset:
Register type:
A2h
Read-only
X011h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
x
0
0
0
0
0
0
0
1
0
0
0
1
Table 4-31. Link Status Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:13
12
RSVD
SCC
R
R
Reserved. Returns 000b when read.
Slot clock configuration. This bit indicates that the bridge uses the same physical reference
clock that the platform provides on the connector. If the bridge uses an independent clock
irrespective of the presence of a reference on the connector, then this bit must be cleared.
0 = Independent 125-MHz reference clock is used
1 = Common 100-MHz reference clock is used
11
10
LT
R
R
R
R
Link training. This bit has no function and is read-only 0b.
TE
Retrain link. This bit has no function and is read-only 0b.
9:4
3:0
NLW
LS
Negotiated link width. This field is read-only 00 0001b indicating the lane width is 1x.
Link speed. This field is read-only 1h indicating the link speed is 2.5 Gb/s.
4.56 Serial-Bus Data Register
The serial-bus data register reads and writes data on the serial-bus interface. Write data is loaded into this
register prior to writing the serial-bus slave address register (offset B2h, see Section 4.58) that initiates the
bus cycle. When reading data from the serial bus, this register contains the data read after bit 5
(REQBUSY) of the serial-bus control and status register (offset B3h, see Section 4.59) is cleared. This
register shall only be reset by a Fundamental Reset (FRST).
PCI register offset:
Register type:
B0h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.57 Serial-Bus Word Address Register
The value written to the serial-bus word address register represents the word address of the byte being
read from or written to the serial-bus device. The word address is loaded into this register prior to writing
the serial-bus slave address register (offset B2h, see Section 4.58) that initiates the bus cycle. This
register shall only be reset by a Fundamental Reset (FRST).
PCI register offset:
Register type:
B1h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
72
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.58 Serial-Bus Slave Address Register
The serial-bus slave address register indicates the slave address of the device being targeted by the
serial-bus cycle. This register also indicates if the cycle is a read or a write cycle. Writing to this register
initiates the cycle on the serial interface. See Table 4-32 for a complete description of the register
contents.
PCI register offset:
Register type:
B2h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Table 4-32. Serial-Bus Slave Address Register Descriptions
BIT
FIELD NAME
ACCESS
DESCRIPTION
7:1(1)
SLAVE_ADDR
RW
Serial-bus slave address. This 7-bit field is the slave address for a serial-bus read or write
transaction. The default value for this field is 000 0000b.
0(1)
RW_CMD
RW
Read/write command. This bit determines if the serial-bus cycle is a read or a write cycle.
0 = A single byte write is requested (default).
1 = A single byte read is requested.
(1) This register shall only be reset by a Fundamental Reset (FRST).
4.59 Serial-Bus Control and Status Register
The serial-bus control and status register controls the behavior of the serial-bus interface. This register
also provides status information about the state of the serial bus. See Table 4-33 for a complete
description of the register contents.
PCI register offset:
Register type:
B3h
Read-only, Read/Write, Read/Clear
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Table 4-33. Serial-Bus Control and Status Register Description
BIT
7(1)
FIELD NAME
ACCESS
DESCRIPTION
Protocol select. This bit selects the serial-bus address mode used.
0 = Slave address and word address are sent on the serial-bus (default)
1 = Only the slave address is sent on the serial-bus
Reserved. Returns 0b when read.
PROT_SEL
RW
6
RSVD
R
5(1)
REQBUSY
RU
Requested serial-bus access busy. This bit is set when a software-initiated serial-bus cycle
is in progress.
0 = No serial-bus cycle
1 = Serial-bus cycle in progress
4(1)
ROMBUSY
RU
Serial EEPROM access busy. This bit is set when the serial EEPROM circuitry in the bridge
is downloading register defaults from a serial EEPROM.
0 = No EEPROM activity
1 = EEPROM download in progress
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
Classic PCI Configuration Space
73
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 4-33. Serial-Bus Control and Status Register Description (continued)
BIT
FIELD NAME
ACCESS
DESCRIPTION
3(1)
SBDETECT
RWU
Serial EEPROM access busy. This bit is set when the serial EEPROM circuitry in the bridge
is downloading register defaults from a serial EEPROM.
Note: A serial EEPROM is only detected once following PERST.
0 = No EEPROM present, EEPROM load process does not happen. GPIO4//SCL and
GPIO5//SDA terminals are configured as GPIO signals.
1 = EEPROM present, EEPROM load process takes place. GPIO4//SCL and
GPIO5//SDA terminals are configured as serial-bus signals.
2(1)
1(1)
0(1)
SBTEST
RW
RCU
RCU
Serial-bus test. This bit is used for internal test purposes. This bit controls the clock source
for the serial interface clock.
0 = Serial-bus clock at normal operating frequency ~ 60 kHz (default)
1 = Serial-bus clock frequency increased for test purposes ~ 4 MHz
SB_ERR
ROM_ERR
Serial-bus error. This bit is set when an error occurs during a software-initiated serial-bus
cycle.
0 = No error
1 = Serial-bus error
Serial EEPROM load error. This bit is set when an error occurs while downloading registers
from serial EEPROM.
0 = No error
1 = EEPROM load error
74
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.60 GPIO Control Register
This register controls the direction of the eight GPIO terminals. This register has no effect on the behavior
of GPIO terminals that are enabled to perform secondary functions. The secondary functions share GPIO4
(SCL) and GPIO5 (SDA). See Table 4-34 for a complete description of the register contents.
PCI register offset:
Register type:
B4h
Read-only, Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-34. GPIO Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:8
7(1)
RSVD
R
Reserved. Return 00h when read.
GPIO7_DIR
RW
GPIO 7 data direction. This bit selects whether GPIO7 is in input or output mode.
0 = Input (default)
1 = Output
6(1)
5(1)
4(1)
3(1)
2(1)
1(1)
0(1)
GPIO6_DIR
GPIO5_DIR
GPIO4_DIR
GPIO3_DIR
GPIO2_DIR
GPIO1_DIR
GPIO0_DIR
RW
RW
RW
RW
RW
RW
RW
GPIO 6 data direction. This bit selects whether GPIO6 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 5 data direction. This bit selects whether GPIO5 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 4 data direction. This bit selects whether GPIO4 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 3 data direction. This bit selects whether GPIO3 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 2 data direction. This bit selects whether GPIO2 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 1 data direction. This bit selects whether GPIO1 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 0 data direction. This bit selects whether GPIO0 is in input or output mode.
0 = Input (default)
1 = Output
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
Classic PCI Configuration Space
75
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.61 GPIO Data Register
This register reads the state of the input mode GPIO terminals and changes the state of the output mode
GPIO terminals. Writing to a bit that is in input mode or is enabled for a secondary function is ignored. The
secondary functions share GPIO4 (SCL) and GPIO5 (SDA). The default value at power up depends on
the state of the GPIO terminals as they default to general-purpose inputs. See Table 4-35 for a complete
description of the register contents.
PCI register offset:
Register type:
B6h
Read-only, Read/Write
00XXh
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
x
Table 4-35. GPIO Data Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:8
7(1)
RSVD
R
Reserved
GPIO7_DATA
RW
GPIO 7 data. This bit reads the state of GPIO7 when in input mode or changes the state of
GPIO7 when in output mode.
6(1)
5(1)
4(1)
3(1)
2(1)
1(1)
0(1)
GPIO6_DATA
GPIO5_DATA
GPIO4_DATA
GPIO3_DATA
GPIO2_DATA
GPIO1_DATA
GPIO0_DATA
RW
RW
RW
RW
RW
RW
RW
GPIO 6 data. This bit reads the state of GPIO6 when in input mode or changes the state of
GPIO6 when in output mode.
GPIO 5 data. This bit reads the state of GPIO5 when in input mode or changes the state of
GPIO5 when in output mode.
GPIO 4 data. This bit reads the state of GPIO4 when in input mode or changes the state of
GPIO4 when in output mode.
GPIO 3 data. This bit reads the state of GPIO3 when in input mode or changes the state of
GPIO3 when in output mode.
GPIO 2 data. This bit reads the state of GPIO2 when in input mode or changes the state of
GPIO2 when in output mode.
GPIO 1 data. This bit reads the state of GPIO1 when in input mode or changes the state of
GPIO1 when in output mode.
GPIO 0 data. This bit reads the state of GPIO0 when in input mode or changes the state of
GPIO0 when in output mode.
(1) This register shall only be reset by a Fundamental Reset (FRST).
76
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.62 Control and Diagnostic Register 0
The contents of this register are used for monitoring status and controlling behavior of the bridge. See
Table 4-36 for a complete description of the register contents. It is recommended that all values within this
register be left at the default value. Improperly programming fields in this register may cause
interoperability or other problems.
PCI register offset:
Register type:
C0h
Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-36. Control and Diagnostic Register 0 Description
ACCES
BIT
FIELD NAME
S
DESCRIPTION
This field contains the captured primary bus number.
This field contains the captured primary device number.
31:24(1) PRI_BUS_NUM
23:19(1) PRI_DEVICE_ NUM
R
R
18
ALT_ERROR_REP
RW
Alternate Error Reporting. This bit controls the method that the XIO2213A uses for error
reporting.
0 = Advisory Non-Fatal Error reporting supported (default)
1 = Advisory Non-Fatal Error reporting not supported
17
DIS_BRIDGE_PME
RW
RW
Disable Bridge PME# input
0 = The PME# input signal to the bridge is enabled and connected to the PME# signal
from the 1394 OHCI function (default)
1 = The PME# input signal to the bridge is disabled
Disable OHCI_PME# pin
16
DIS_OHCI_PME
0 = OHCI_PME# pin is enabled and connected to the PME# signal from the 1394
OHCI function (default)
1 = OHCI_PME# pin is disabled
15:14(1) FIFO_SIZE
RW
R
FIFO size. This field contains the maximum size (in DW) of the FIFO.
Reserved. Returns 00b when read.
13:12
11
RSVD
ALLOW_CFG_ANY_FN
RW
Allow Config Access to any Functin. When this bit is set, the bridge shall respond to config
accesses to any function number.
10
RETURN_PW_CREDIT
S
RW
Return PW Packet Credits. When this bit is set, the bridge shall return all the PW packet
credits.
9
8
RSVD
R
Reserved. Returns 0b when read.
RETURN_CPL_CREDIT
S
RW
Return Completion Credits. When this bit is set, the bridge shall return all completion
credits immediately.
7
EN_CACHE_LINE_CHE
CK
RW
Enable Cache Line Check.
0 = The bridge shall use side band signals to determine the transaction size (default)
1 = The bridge shall use the Cache Line Size Register to determine the transaction
size
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
Classic PCI Configuration Space
77
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 4-36. Control and Diagnostic Register 0 Description (continued)
ACCES
S
BIT
FIELD NAME
DESCRIPTION
6(1)
PREFETCH_4X
RW
Prefetch 4X enable.
0 = The bridge will prefetch up to 2 cache lines, as defined in the cache line size
register (offset 0Ch, see Section 7.6) for upstream memory read multiple (MRM)
transactions (default)
1 = The bridge device will prefetch up to 4 cache lines, as defined in the cache line
size register (offset 0Ch, see Section 7.6) for upstream memory read multiple
(MRM) transactions.
Note1: When this bit is set and the FORCE_MRM bit in the General Control Register is set,
then both upstream memory read multiple transactions and upstream memory transactions
will prefetch up to 4 cache lines.
Note2: When the READ_PREFETCH_DIS bit in the General Control Register is set, this bit
shall have no effect and only one DWORD shall be fetched on a burst read.
This bit shall only affect the XIO2213A design when the EN_CACHE_LINE_CHECK bit is
set.
5:4(1)
UP_REQ_BUF _VALUE
UP_REQ_BUF _CTRL
RW
RW
PCI upstream req-res buffer threshold value. The value in this field controls the buffer
space that must be available for the device to accept a PCI bus transaction. If the cache
line size is not valid, then the device will use 8 DW for calculating the threshold value.
00 = 1 Cacheline + 4 DW (default)
01 = 1 Cacheline + 8 DW
10 = 1 Cacheline + 12 DW
11 = 2 Cachelines + 4 DW
3(1)
PCI upstream req-res buffer threshold control. This bit enables the PCI upstream req-res
buffer threshold control mode of the bridge.
0 = PCI upstream req-res buffer threshold control mode disabled (default)
1 = PCI upstream req-res buffer threshold control mode enabled
2(1)
1(1)
0
CFG_ACCESS
_MEM_REG
RW
RW
R
Configuration access to memory-mapped registers. When this bit is set, the bridge allows
configuration access to memory-mapped configuration registers.
RSVD
Reserved. Bit 1 defaults to 0b. If this register is programmed via EEPROM or another
mechanism, the value written into this field must be 0b.
RSVD
Reserved. Returns 0b when read.
4.63 Control and Diagnostic Register 1
The contents of this register are used for monitoring status and controlling behavior of the bridge. See
Table 4-37 for a complete description of the register contents. It is recommended that all values within this
register be left at the default value. Improperly programming fields in this register may cause
interoperability or other problems.
PCI register offset:
Register type:
C4h
Read/Write
0012 0108h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0
Table 4-37. Control and Diagnostic Register 1 Description
BIT
32:21
FIELD NAME
RSVD
ACCESS
DESCRIPTION
R
Reserved. Returns 000h when read.
L1 exit latency for asynchronous clock. When bit 6 (CCC) of the link control register (offset
A0h, see Section 4.54) is set, the value in this field is mirrored in bits 17:15 (L1_LATENCY)
field in the link capabilities register (offset 9Ch, see Section 4.53). This field defaults to 100b.
20:18(1) L1_EXIT_LAT_
ASYNC
RW
(1) This register shall only be reset by a Fundamental Reset (FRST).
78 Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-37. Control and Diagnostic Register 1 Description (continued)
BIT
FIELD NAME
ACCESS
DESCRIPTION
17:15(1) L1_EXIT_LAT_
COMMON
RW
L1 exit latency for common clock. When bit 6 (CCC) of the link control register (offset A0h, see
Section 4.54) is clear, the value in this field is mirrored in bits 17:15 (L1_LATENCY) field in the
link capabilities register (offset 9Ch, see Section 4.53). This field defaults to 100b.
14:11(1) RSVD
RW
RW
RW
RW
RW
Reserved. Bits 14:11 default to 0000b. If this register is programmed via EEPROM or another
mechanism, the value written into this field must be 0000b.
10(1)
9:6(1)
5:2(1)
1:0(1)
SBUS_RESET
_MASK
Secondary bus reset bit mask. When this bit is set, the bridge masks the reset caused by bit 6
(SRST) of the bridge control register (offset 3Eh, see Section 4.30). This bit defaults to 0b.
L1ASPM_ TIMER
L0s_TIMER
RSVD
L1ASPM entry timer. This field specifies the value (in 512-ns ticks) of the L1ASPM entry timer.
This field defaults to 0100b.
L0s entry timer. This field specifies the value (in 62.5-MHz clock ticks) of the L0s entry timer.
This field defaults to 0010b.
Reserved. Bits 1:0 default to 00b. If this register is programmed via EEPROM or another
mechanism, then the value written into this field must be 00b.
Submit Documentation Feedback
Classic PCI Configuration Space
79
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.64 PHY Control and Diagnostic Register 2
The contents of this register are used for monitoring status and controlling behavior of the physical layer
macro for diagnostic purposes. See Table 4-38 for a complete description of the register contents. It is
recommended that all values within this register be left at the default value. Improperly programming fields
in this register may cause interoperability or other problems.
PCI register offset:
Register type:
C8h
Read/Write
3214 2000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
1
1
0
0
1
0
0
0
0
1
0
1
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-38. Control and Diagnostic Register 2 Description
BIT
31:24(1) N_FTS_
ASYNC_CLK
FIELD NAME ACCESS
DESCRIPTION
RW
N_FTS for asynchronous clock. When bit 6 (CCC) of the link control register (offset A0h, see
Section 4.54) is clear, the value in this field is the number of FTS that are sent on a transition from
L0s to L0. This field shall default to 32h.
23:16(1) N_FTS_
COMMON_
RW
N_FTS for common clock. When bit 6 (CCC) of the link control register (offset A0h, see Section 4.54)
is set, the value in this field is the number of FTS that are sent on a transition from L0s to L0. This
field defaults to 14h.
CLK
15:13 PHY_REV
12:8(1) LINK_NUM
R
PHY revision number
Link number
RW
RW
7
6
5
EN_L2_PWR_
SAVE
Enable L2 Power Savings
0= Power savings not enabled when in L2
1= Power savings enabled when in L2.
BAR1_EN
BAR0_EN
RW
RW
BAR 1 Enable.
0 = BAR at offset 14h is disabled (default)
1 = BAR at offset 14h is enabled
BAR01 Enable.
0 = BAR at offset 10h is disabled (default)
1 = BAR at offset 10h is enabled
4
3
2
1
0
REQ_RECOV
ERY
RW
RW
RW
RW
RW
REQ_RECOVERY to LTSSM
REQ_RECON
FIG
REQ_RECONFIGURE to LTSSM
REQ_HOT_RESET to LTSSM
REQ_DISABLE_SCRAMBLER to LTSSM
REQ_LOOPBACK to LTSSM
REQ_HOT_R
ESET
REQ_DIS_SC
RAMBLER
REQ_LOOPB
ACK
(1) This register shall only be reset by a Fundamental Reset (FRST).
4.65 Subsystem Access Register
The contents of this read/write register are aliased to the subsystem vendor ID and subsystem ID registers
at PCI offsets 84h and 86h. See Table 4-39 for a complete description of the register contents.
PCI register offset:
Register type:
D0h
Read/Write
0000 0000h
Default value:
80
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-39. Subsystem Access Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:16(1) SubsystemID
RW
Subsystem ID. The value written to this field is aliased to the subsystem ID register at PCI
offset 86h (see Section 4.46).
15:0(1)
SubsystemVendorID
RW
Subsystem vendor ID. The value written to this field is aliased to the subsystem vendor ID
register at PCI offset 84h (seeSection 4.45).
(1) This register shall only be reset by a Fundamental Reset (FRST).
4.66 General Control Register
This read/write register controls various functions of the bridge. See Table 4-40 for a complete description
of the register contents.
PCI register offset:
Register type:
D4h
Read-only, Read/Write
8600 025Fh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
1
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
1
0
0
1
0
1
1
1
1
1
Table 4-40. General Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:30(1) CFG_RETRY
_CNTR
RW
Configuration retry counter. Configures the amount of time that a configuration request must be
retried on the secondary PCI bus before it may be completed with configuration retry status on
the PCI Express side.
00 = 25 µs
01 = 1 ms
10 = 25 ms (default)
11 = 50 ms
29:28
ASPM_CTRL_DE
F_OVRD
RW
Active State Power Management Control Default Override. These bits are used to determine the
power up default for bits 1:0 of the Link Control Register in the PCI Express Capability Structure.
00 = Power on default indicates that the active state power management is disable (00b)
01 = (default)
10 = Power on default indicates that the active state power management is enabled for L0s
11 = (01b)
Power on default indicates that the active state power management is enabled for L1s
(10b)
Power on default indicates that the active state power management is enabled for L0s
and L1s (11b)
27(1)
26(1)
LOW_POWER
_EN
RW
RW
Low-power enable. When this bit is set, the half-ampitude, no preemphasis mode for the PCI
Express TX drivers is enabled. The default for this bit is 0b.
PCI_PM_
VERSION_ CTRL
PCI power management version control. This bit controls the value reported in bits 2:0
(PM_VERSION) in the power management capabilities register (offset 52h, see Section 4.33). It
also controls the value of bit 3 (NO_SOFT_RESET) in the power management control/status
register (offset 54h, see Section 4.34).
0 = Version fields reports 010b and NO_SOFT_RESET reports 0b for Power
Management 1.1 compliance
1 = Version fields reports 011b and NO_SOFT_RESET reports 1b for Power
Management 1.2 compliance (default)
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
Classic PCI Configuration Space
81
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 4-40. General Control Register Description (continued)
BIT
FIELD NAME
ACCESS
DESCRIPTION
25(1)
STRICT_
PRIORITY_EN
RW
Strict Priority Enable. When this bit is 0, the default LOW_PRIORITY_COUNT will be ‘001’. When
this bit is 1, the default LOW_PRIORITY_COUNT will be ‘000’. This default value for this bit is ‘1’.
When this bit is set and the LOW-PRIORITY_COUNT is ‘000’ meaning that Strict Priority VC
arbitration is used and the extended virtual channel ALWAYS receives priority over VC0 at the
PCI Express port.
0 = The default LOW_PRIORITY_COUNT is 001b
1 = The default LOW_PRIORITY_COUNT is 000b (default)
Force memory read multiple
24(1)
FORCE_MRM
RW
0 = Memory read multiple transactions are disabled (default).
1 = All upstream memory read transactions initiated on the PCI bus are treated as though
they are Memory Read Multiple transactions in which pre-fetching is supported for the
transaction. This bit shall only affect the XIO2213A design when the
EN_CACHE_LINE_CHECK bit in the TL Control and Diagnostic Register is set.
23(1)
CPM_EN_
DEF_OVRD
RW
RW
Clock Power Management Enable Default Override. This bit is used to determine the power up
default for bit 8 of the Link Control Register in the PCI Express Capability Structure
0 = Power-on default indicates that clock power management is disabled (00b) (default)
1 = Power-on default indicates that clock power management is enabled for L0s and L1
(11b)
22:20(1) POWER_ OVRD
Power override. This bit field determines how the bridge responds when the slot power limit is
less than the amount of power required by the bridge and the devices behind the bridge. This
field shall be hardwired to 000b since XIO2213A does not support slot power limit functionality.
000 = Ignore slot power limit (default).
001 = Assert the PWR_OVRD terminal.
010 = Disable secondary clocks selected by the clock mask register.
011 = Disable secondary clocks selected by the clock mask register and assert the
PWR_OVRD terminal.
100 = Respond with unsupported request to all transactions except for configuration
transactions (type 0 or type 1) and set slot power limit messages.
101, 110, 111 = Reserved
19(1)
READ_
PREFETCH_ DIS
RW
RW
Read prefetch disable. This bit controls the prefetch functionality on PCI memory read
transactions.
0 = Prefetch to the next cache line boundary on a burst read (default)
1 = Fetch only a single DWORD on a burst read
Note: When this bit is set, the PREFETCH_4X bit in the TL Control and Diagnostic Register shall
have no effect on the design. This bit shall only affect the XIO2213A when the
EN_CACHE_LINE_CHECK bit in the TL Control and Diagnostic Register is set.
18:16(1) L0s_LATENCY
L0s maximum exit latency. This field programs the maximum acceptable latency when exiting the
L0s state. This sets bits 8:6 (EP_L0S_LAT) in the device capabilities register (offset 94h, see
Section 4.50).
000 = Less than 64 ns (default)
001 = 64 ns up to less than 128 ns
010 = 128 ns up to less than 256 ns
011 = 256 ns up to less than 512 ns
100 = 512 ns up to less than 1 µs
101 = 1 µs up to less than 2 µs
110 = 2 µs to 4 µs
111 = More than 4 µs
15:13(1) L1_LATENCY
RW
L1 maximum exit latency. This field programs the maximum acceptable latency when exiting the
L1 state. This sets bits 11:9 (EP_L1_LAT) in the device capabilities register (offset 94h, see
Section 4.50).
000 = Less than 1 µs (default)
001 = 1 µs up to less than 2 µs
010 = 2 µs up to less than 4 µs
011 = 4 µs up to less than 8 µs
100 = 8 µs up to less than 16 µs
101 = 6 µs up to less than 32 µs
110 = 32 µs to 64 µs
111 = More than 64 µs
82
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-40. General Control Register Description (continued)
BIT
FIELD NAME
ACCESS
DESCRIPTION
12(1)
VC_CAP_EN
R
VC capability structure enable. This bit enables the VC capability structure by changing the next
offset field of the advanced error reporting capability register at offset 102h. This bit is a read only
0b indicating that the VC Capability structure is permanently disabled.
0 = VC capability structure disabled (offset field = 000h)
1 = VC capability structure enabled (offset field = 150h)
11
BPCC_E
RW
Bus power clock control enable. This bit controls whether the secondary bus PCI clocks are
stopped when the XIO2213A is placed in the D3 state. It is assumed that if the secondary bus
clocks are required to be active, that a reference clock continues to be provided on the PCI
Express interface.
0 = Secondary bus clocks are not stopped in D3 (default)
1 = Secondary bus clocks are stopped on D3
10
BEACON_
ENABLE
RW
RW
Beacon enable. This bit controls the mechanism for waking up the physical PCI Express link
when in L2.
0 = WAKE mechanism is used exclusively. Beacon is not used (default)
1 = Beacon and WAKE mechanisms are used
9:8(1)
MIN_POWER_
SCALE
Minimum power scale. This value is programmed to indicate the scale of bits 7:0
(MIN_POWER_VALUE).
00 = 1.0x
01 = 0.1x
10 = 0.01x (default)
11 = 0.001x
7:0(1)
MIN_POWER_
VALUE
RW
Minimum power value. This value is programmed to indicate the minimum power requirements.
This value is multiplied by the minimum power scale field (bits 9:8) to determine the minimum
power requirements for the bridge. The default is 5Fh, indicating that XIO2213A requires 0.95 W
of power. This field can be reprogrammed through an EEPROM or the system BIOS.
4.67 TI Proprietary Register
This read/write TI proprietary register is located at offset D8h and controls TI proprietary functions. This
register must not be changed from the specified default state. This register shall only be reset by a
Fundamental Reset (FRST).
PCI register offset:
Register type:
D8h
Read-only, Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.68 TI Proprietary Register
This read/write TI proprietary register is located at offset D9h and controls TI proprietary functions. This
register must not be changed from the specified default state. This register shall only be reset by a
Fundamental Reset (FRST).
PCI register offset:
Register type:
D9h
Read-only, Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
Classic PCI Configuration Space
83
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.69 TI Proprietary Register
This read-only TI proprietary register is located at offset DAh and controls TI proprietary functions. This
register must not be changed from the specified default state. This register shall only be reset by a
Fundamental Reset (FRST).
PCI register offset:
Register type:
DAh
Read-only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
84
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
4.70 Arbiter Control Register
The arbiter control register controls the device's internal arbiter. The arbitration scheme used is a
two-tier rotational arbitration. The device is the only secondary bus master that defaults to the higher
priority arbitration tier. See Table 4-41 for a complete description of the register contents.
PCI register offset:
Register type:
DCh
Read/Write
40h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
1
0
0
0
0
0
0
Table 4-41. Arbiter Control Register Description
BIT
7(1)
FIELD NAME
PARK
ACCESS
DESCRIPTION
RW
Bus parking mode. This bit determines where the internal arbiter parks the secondary bus.
When this bit is set, the arbiter parks the secondary bus on the bridge. When this bit is
cleared, the arbiter parks the bus on the last device mastering the secondary bus.
0 = Park the secondary bus on the last secondary bus master (default)
1 = Park the secondary bus on the bridge
6(1)
BRIDGE_TIER_SEL
RW
Bridge tier select. This bit determines in which tier the bridge is placed in the arbitration
scheme.
0 = 0Lowest priority tier
1 = Highest priority tier (default)
5:1(1)
0(1)
RSVD
RW
RW
Reserved. These bits are reserved and must not be changed from their default value of
00000b.
TIER_SEL0
GNT0 Tier Select. This bit determines in which tier GNT0 is placed in the arbitration
scheme
0 = Lowest priority tier (default)
1 = Highest priority tier
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
Classic PCI Configuration Space
85
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
4.71 Arbiter Request Mask Registert
The arbiter request mask register enables and disables support for requests from specific masters on the
secondary bus. The arbiter request mask register also controls if a request input is automatically masked
on an arbiter time-out. See Table 4-42 for a complete description of the register contents.
PCI register offset:
Register type:
DDh
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Table 4-42. Arbiter Request Mask Register Description
BIT
7(1)
FIELD NAME
ACCESS
DESCRIPTION
ARB_TIMEOUT
RW
Arbiter time-out. This bit enables the arbiter time-out feature. The arbiter time-out is
defined as the number of PCI clocks after the PCI bus has gone idle for a device to assert
FRAME before the arbiter assumes the device will not respond.
0 = Arbiter time disabled (default)
1 = Arbiter time-out set to 16 PCI clocks
6(1)
AUTO_MASK
RW
Automatic request mask. This bit enables automatic request masking when an arbiter
time-out occurs.
0 = Automatic request masking disabled (default)
1 = Automatic request masking enabled
5:1(1)
0(1)
RSVD
RW
RW
Reserved. These bits are reserved and must not be changed from their default value of
00000b.
REQ0_MASK
Request 0 (REQ0) Mask. Setting this bit forces the internal arbiter to ignore requests
signal on request input 0.
0 = Use 1394a OHCI request (default)
1 = Ignore 1394a OHCI request
(1) This register shall only be reset by a Fundamental Reset (FRST).
4.72 Arbiter Time-Out Status Register
The arbiter time-out status register contains the status of each request (request 5–0) time-out. The
time-out status bit for the respective request is set if the device did not assert FRAME after the arbiter
time-out value. See Table 4-43 for a complete description of the register contents.
PCI register offset:
Register type:
DEh
Read/Clear
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Table 4-43. Arbiter Time-Out Status Register Description
BIT
FIELD NAME
ACCESS
R
DESCRIPTION
7:6
5
RSVD
Reserved. Returns 00b when read.
Request 5 Time Out Status
REQ5_TO
RCU
0 = No time-out
1 = Time-out has occurred
4
REQ4_TO
RCU
Request 4 Time Out Status
0 = No time-out
1 = Time-out has occurred
86
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 4-43. Arbiter Time-Out Status Register Description (continued)
BIT
FIELD NAME
REQ3_TO
ACCESS
DESCRIPTION
3
RCU
Request 3 Time Out Status
0 = No time-out
1 = Time-out has occurred
2
1
0
REQ2_TO
REQ1_TO
REQ0_TO
RCU
RCU
RCU
Request 2 Time Out Status
0 = No time-out
1 = Time-out has occurred
Request 1Time Out Status
0 = No time-out
1 = Time-out has occurred
Request 0 Time Out Status
0 = No time-out
1 = Time-out has occurred
4.73 TI Proprietary Register
This read/write TI proprietary register is located at offset E0h and controls TI proprietary functions. This
register must not be changed from the specified default state. This register shall only be reset by a
Fundamental Reset (FRST).
PCI register offset:
Register type:
E0h
Read-only, Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
4.74 TI Proprietary Register
This read/write TI proprietary register is located at offset E2h and controls TI proprietary functions. This
register must not be changed from the specified default state. This register shall only be reset by a
Fundamental Reset (FRST).
PCI register offset:
Register type:
E2h
Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
4.75 TI Proprietary Register
This read/clear TI proprietary register is located at offset E4h and controls TI proprietary functions. This
register must not be changed from the specified default state.
PCI register offset:
Register type:
E4h
Read/Clear
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
Classic PCI Configuration Space
87
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
88
Classic PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
5
PCI Express Extended Configuration Space
The programming model of the PCI Express extended configuration space is compliant to the PCI Express
Base Specification and the PCI Express to PCI/PCI-X Bridge Specification programming models. The PCI
Express extended configuration map uses the PCI Express advanced error reporting capability and PCI
Express virtual channel (VC) capability headers.
All bits marked with a I are sticky bits and are reset by a global reset (GRST) or the internally-generated
power-on reset. All bits marked with a I are reset by a PCI Express reset (PERST), a GRST, or the
internally-generated power-on reset. The remaining register bits are reset by a PCI Express hot reset,
PERST, GRST, or the internally-generated power-on reset.
Table 5-1. PCI Express Extended Configuration Register Map
REGISTER NAME
OFFSET
100h
Next capability offset / capability version
PCI Express advanced error reporting capabilities ID
Uncorrectable error status register(1)
Uncorrectable error mask register (1)
Uncorrectable error severity register(1)
Correctable error status register(1)
Correctable error mask(1)
104h
108h
10Ch
110h
114h
Advanced error capabilities and control(1)
Header log register(1)
118h
11Ch
120h
Header log register(1)
Header log register(1)
124h
Header log register(1)
128h
Secondary uncorrectable error status(1)
Secondary uncorrectable error mask(1)
Secondary uncorrectable error severity register(1)
Secondary error capabilities and control register(1)
Secondary header log register(1)
Secondary header log register(1)
Secondary header log register(1)
Secondary header log register(1)
Reserved
12Ch
130h
134h
138h
13Ch
140h
144h
148h
14Ch – FFCh
(1) This register shall only be reset by a Fundamental Reset (FRST).
5.1 Advanced Error Reporting Capability ID Register
This read-only register identifies the linked list item as the register for PCI Express advanced error
reporting capabilities. The register returns 0001h when read.
PCI Express extended register offset:
Register type:
100h
Read-only
0001h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
5.2 Next Capability Offset/Capability Version Register
This read-only register identifies the next location in the PCI Express extended capabilities link list. The
upper 12 bits in this register shall be 000h, indicating that the Advanced Error Reporting Capability is the
last capability in the linked list. The least significant four bits identify the revision of the current capability
block as 1h.
Submit Documentation Feedback
PCI Express Extended Configuration Space
89
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
PCI Express extended register offset:
Register type:
102h
Read-only
0001h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
90
PCI Express Extended Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
5.3 Uncorrectable Error Status Register
The uncorrectable error status register reports the status of individual errors as they occur on the primary
PCI Express interface. Software may only clear these bits by writing a 1b to the desired location. See
Table 5-2 for a complete description of the register contents.
PCI Express extended register offset:
Register type:
104h
Read-only, Read/Clear
0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 5-2. Uncorrectable Error Status Register Description
BIT
FIELD NAME
ACCESS
R
DESCRIPTION
Reserved. Returns 000 0000 0000b when read.
31:21
20(1)
19(1)
18(1)
17(1)
RSVD
UR_ERROR
ECRC_ERROR
MAL_TLP
RCU
RCU
RCU
RCU
Unsupported request error. This bit is asserted when an unsupported request is received.
Extended CRC error. This bit is asserted when an extended CRC error is detected.
Malformed TLP. This bit is asserted when a malformed TLP is detected.
RX_OVERFLOW
Receiver overflow. This bit is asserted when the flow control logic detects that the
transmitting device has illegally exceeded the number of credits that were issued.
16(1)
UNXP_CPL
RCU
Unexpected completion. This bit is asserted when a completion packet is received that
does not correspond to an issued request.
15(1)
14(1)
CPL_ABORT
RCU
RCU
Completer abort. This bit is asserted when the bridge signals a completer abort.
CPL_TIMEOUT
Completion time-out. This bit is asserted when no completion has been received for an
issued request before the time-out period.
13(1)
FC_ERROR
RCU
Flow control error. This bit is asserted when a flow control protocol error is detected either
during initialization or during normal operation.
12(1)
11:5
4(1)
PSN_TLP
RSVD
RCU
R
Poisoned TLP. This bit is asserted when a poisoned TLP is received.
Reserved. Returns 000 0000b when read.
DLL_ERROR
RSVD
RCU
R
Data link protocol error. This bit is asserted if a data link layer protocol error is detected.
Reserved. Returns 0h when read.
3:0
(1) This register shall only be reset by a Fundamental Reset (FRST).
5.4 Uncorrectable Error Mask Register
The uncorrectable error mask register controls the reporting of individual errors as they occur. When a
mask bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages are
blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-3 for a
complete description of the register contents.
PCI Express extended register offset:
Register type:
108h
Read-only, Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
PCI Express Extended Configuration Space
91
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 5-3. Uncorrectable Error Mask Register Description
BIT
31:21
20(1)
FIELD NAME
ACCESS
DESCRIPTION
Reserved. Returns 000 0000 0000b when read.
Unsupported request error mask
RSVD
R
UR_ERROR_MASK
ECRC_ERROR_MASK
MAL_TLP_MASK
RW
0 = Error condition is unmasked (default)
1 = Error condition is masked
19(1)
18(1)
17(1)
16(1)
15(1)
14(1)
13(1)
12(1)
RW
RW
RW
RW
RW
RW
RW
RW
Extended CRC error mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
Malformed TLP mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
RX_OVERFLOW_MASK
UNXP_CPL_MASK
CPL_ABORT_MASK
CPL_TIMEOUT_MASK
FC_ERROR_MASK
PSN_TLP_MASK
Receiver overflow mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
Unexpected completion mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
Completer abort mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
Completion time-out mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
Flow control error mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
Poisoned TLP mask
0 = Error condition is unmasked (default)
1 = Error condition is masked
11:5
4(1)
RSVD
R
Reserved. Returns 000 0000b when read.
Data link protocol error mask
DLL_ERROR_MASK
RW
0 = Error condition is unmasked (default)
1 = Error condition is masked
3:0
RSVD
R
Reserved. Returns 0h when read.
(1) This register shall only be reset by a Fundamental Reset (FRST).
92
PCI Express Extended Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
5.5 Uncorrectable Error Severity Register
The uncorrectable error severity register controls the reporting of individual errors as ERR_FATAL or
ERR_NONFATAL. When a bit is set, the corresponding error condition is identified as fatal. When a bit is
cleared, the corresponding error condition is identified as nonfatal. See Table 5-4 for a complete
description of the register contents.
PCI Express extended register offset:
Register type:
10Ch
Read-only, Read/Write
0006 2011h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
1
0
0
0
0
0
0
0
1
1
0
0
0
1
Table 5-4. Uncorrectable Error Severity Register Description
BIT
31:21 RSVD
UR_ERROR_SEVRO
FIELD NAME
ACCESS
DESCRIPTION
Reserved. Returns 000 0000 0000b when read.
R
20(1)
19(1)
18(1)
17(1)
16(1)
15(1)
14(1)
13(1)
12(1)
RW
Unsupported request error severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
ECRC_ERROR_SEVRR
MAL_TLP_SEVR
RW
RW
RW
RW
RW
RW
RW
RW
Extended CRC error severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
Malformed TLP severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
RX_OVERFLOW_SEVR
UNXP_CPL_SEVRP
CPL_ABORT_SEVR
CPL_TIMEOUT_SEVR
FC_ERROR_SEVR
PSN_TLP_SEVR
Receiver overflow severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
Unexpected completion severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
Completer abort severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
Completion time-out severit
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
Flow control error severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
Poisoned TLP severity
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
11:6
5
4(1)
RSVD
R
R
Reserved. Returns 000 000b when read.
Reserved. Returns 1h when read
Data link protocol error severity
RSVD
DLL_ERROR_SEVR
RW
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL
3:1
0
RSVD
RSVD
R
R
Reserved. Retirms 000b wjem read/
Reserved. Returns 1h when read.
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
PCI Express Extended Configuration Space
93
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
5.6 Correctable Error Status Register
The correctable error status register reports the status of individual errors as they occur. Software may
only clear these bits by writing a 1b to the desired location. See Table 5-5 for a complete description of
the register contents.t
PCI Express extended register offset:
Register type:
110h
Read-only, Read/Clear
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 5-5. Correctable Error Status Register Description
BIT
31:14 RSVD
13 ANFES
FIELD NAME
ACCESS
R
DESCRIPTION
Reserved. Returns 000 0000 0000 0000 0000b when read.
RCU
Advisory Non-Fatal Error Status. This bit is asserted when an Advisor Non-Fatal Error has
been reported.
(1)
12
REPLAY_TMOUT
RCU
Replay timer time-out. This bit is asserted when the replay timer expires for a pending request
or completion that has not been acknowledged.
11:9
8(1)
RSVD
R
Reserved. Returns 000b when read.
REPLAY_ROLL
RCU
REPLAY_NUM rollover. This bit is asserted when the replay counter rolls over after a pending
request or completion has not been acknowledged.
7(1)
6(1)
BAD_DLLP
BAD_TLP
RCU
RCU
Bad DLLP error. This bit is asserted when an 8b/10b error was detected by the PHY during
the reception of a DLLP.
Bad TLP error. This bit is asserted when an 8b/10b error was detected by the PHY during the
reception of a TLP.
5:1
0(1)
RSVD
R
Reserved. Returns 00000b when read.
RX_ERROR
RCU
Receiver error. This bit is asserted when an 8b/10b error is detected by the PHY at any time.
(1) This register shall only be reset by a Fundamental Reset (FRST).
94
PCI Express Extended Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
5.7 Correctable Error Mask Register
The correctable error mask register controls the reporting of individual errors as they occur. When a mask
bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages are blocked, the
header log is not loaded, and the first error pointer is not updated. See Table 5-6 for a complete
description of the register contents.
PCI Express extended register offset:
Register type:
114h
Read-only, Read/Write
0000 2000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 5-6. Correctable Error Mask Register Description
BIT
31:14 RSVD
13 ANFEM
FIELD NAME
ACCESS
DESCRIPTION
R
Reserved. Returns 000 0000 0000 0000 0000b when read.
Advisory Non-Fatal Error Mask.
RW
0 = Error condition is unmasked
1 = Error condition is masked (default)
12(1) REPLAY_TMOUT_MAS
K
RW
Replay timer time-out mask.
0 = Error condition is unmasked (default)
1 = Error condition is masked
11:9 RSVD
8†(1) REPLAY_ROLL_MASK
R
Reserved. Returns 000b when read.
REPLAY_NUM rollover mask.
RW
0 = Error condition is unmasked (default)
1 = Error condition is masked
7(1)
BAD_DLLP_MASK
BAD_TLP_MASK
RW
RW
Bad DLLP error mask.
0 = Error condition is unmasked (default)
1 = Error condition is masked
6(1)
Bad TLP error mask.
0 = Error condition is unmasked (default)
1 = Error condition is masked
5:1
0(1)
RSVD
R
Reserved. Returns 00000b when read.
Receiver error mask.
RX_ERROR_MASK
RW
0 = Error condition is unmasked (default)
1 = Error condition is masked
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
PCI Express Extended Configuration Space
95
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
5.8 Advanced Error Capabilities and Control Register
The advanced error capabilities and control register allows the system to monitor and control the
advanced error reporting capabilities. See Table 5-7 for a complete description of the register contents.
PCI Express extended register
offset:
118h
Register type:
Default value:
Read-only, Read/Write
0000 00A0h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
1
0
1
0
0
0
0
0
Table 5-7. Advanced Error Capabilities and Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
Reserved. Returns 000 0000 0000 0000 0000 0000b when read.
Extended CRC check enable
31:9
8(1)
RSVD
R
ECRC_CHK_EN
RW
0 = Extended CRC checking is disabled
1 = Extended CRC checking is enabled
7
ECRC_CHK_CAPABLE
ECRC_GEN_EN
R
Extended CRC check capable. This read-only bit returns a value of 1b indicating that the
bridge is capable of checking extended CRC information.
6(1)
RW
Extended CRC generation enable
0 = Extended CRC generation is disabled
1 = Extended CRC generation is enabled
5
ECRC_GEN_CAPABLE
R
Extended CRC generation capable. This read-only bit returns a value of 1b indicating
that the bridge is capable of generating extended CRC information.
4:0(1) FIRST_ERR
RU
First error pointer. This 5-bit value reflects the bit position within the uncorrectable error
status register (offset 104h, see Section 5.3) corresponding to the class of the first error
condition that was detected.
(1) This register shall only be reset by a Fundamental Reset (FRST).
5.9 Header Log Register
The header log register stores the TLP header for the packet that lead to the most recently detected error
condition. Offset 11Ch contains the first DWORD. Offset 128h contains the last DWORD (in the case of a
4DW TLP header). Each DWORD is stored with the least significant byte representing the earliest
transmitted. This register shall only be reset by a Fundamental Reset (FRST).
PCI Express extended register offset:
Register type:
11Ch, 120h, 124h, and 128h
Read-only
Default value:
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
96
PCI Express Extended Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
5.10 Secondary Uncorrectable Error Status Register
The secondary uncorrectable error status register reports the status of individual PCI bus errors as they
occur. Software may only clear these bits by writing a 1b to the desired location. See Table 5-8 for a
complete description of the register contents.
PCI Express extended register offset:
Register type:
12Ch
Read-only, Read/Clear
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 5-8. Secondary Uncorrectable Error Status Register Description
BIT
FIELD NAME
ACCESS
R
DESCRIPTION
31:13
12(1)
RSVD
Reserved. Returns 000 0000 0000 0000 0000b when read.
SERR_DETECT
RCU
SERR assertion detected. This bit is asserted when the bridge detects the assertion of
SERR on the secondary bus.
11(1)
10(1)
9(1)
PERR_DETECT
DISCARD_TIMER
UNCOR_ADDR
RCU
RCU
RCU
PERR assertion detected. This bit is asserted when the bridge detects the assertion of
PERR on the secondary bus.
Delayed transaction discard timer expired. This bit is asserted when the discard timer
expires for a pending delayed transaction that was initiated on the secondary bus.
Uncorrectable address error. This bit is asserted when the bridge detects a parity error
during the address phase of an upstream transaction.
8
RSVD
R
Reserved. Returns 0b when read.
7(1)
UNCOR_DATA
RCU
Uncorrectable data error. This bit is asserted when the bridge detects a parity error during
a data phase of an upstream write transaction, or when the bridge detects the assertion of
PERR when forwarding read completion data to a PCI device.
6:4
3(1)
RSVD
R
Reserved. Returns 000b when read.
MASTER_ABORT
RCU
Received master abort. This bit is asserted when the bridge receives a master abort on
the PCI interface.
2(1)
TARGET_ABORT
RSVD
RCU
R
Received target abort. This bit is asserted when the bridge receives a target abort on the
PCI interface.
1:0
Reserved. Returns 00b when read.
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
PCI Express Extended Configuration Space
97
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
5.11 Secondary Uncorrectable Error Mask Register
The secondary uncorrectable error mask register controls the reporting of individual errors as they occur.
When a mask bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages
are blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-9 for a
complete description of the register contents.
PCI Express extended register offset:
Register type:
130h
Read-only, Read/Write
0000 17A8h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
1
1
1
1
0
1
0
1
0
0
0
Table 5-9. Secondary Uncorrectable Error Mask Register Description
BIT
31:14 RSVD
FIELD NAME
ACCESS
DESCRIPTION
R
Reserved. Returns 00 0000 0000 0000 0000b when read.
13(1)
BRIDGE_ERROR_MASK
RW
Internal bridge error. This mask bit is associated with a PCI-X error and has no effect
on the bridge.
12(1)
SERR_DETECT_MASK
PERR_DETECT_MASK
DISCARD_TIMER_MASK
UNCOR_ADDR_MASK
RW
RW
RW
RW
SERR assertion detected
0 = Error condition is unmasked
1 = Error condition is masked (default)
11(1)
10(1)
9(1)
PERR assertion detectedi
0 = Error condition is unmasked
1 = Error condition is masked (default)
Delayed transaction discard timer expired
0 = Error condition is unmasked
1 = Error condition is masked (default)
Uncorrectable address error
0 = Error condition is unmasked
1 = Error condition is masked (default)
8(1)
7(1)
ATTR_ERROR_MASK
UNCOR_DATA_MASK
RW
RW
Uncorrectable attribute error. This mask bit is associated with a PCI-X error and has
no effect on the bridge.
Uncorrectable data error
0 = Error condition is unmasked
1 = Error condition is masked (default)
6(1)
5(1)
SC_MSG_DATA_MASK
SC_ERROR_MASK
RW
RW
Uncorrectable split completion message data error. This mask bit is associated with a
PCI-X error and has no effect on the bridge.
Unexpected split completion error. This mask bit is associated with a PCI-X error and
has no effect on the bridge.
4
3(1)
RSVD
R
Reserved. Returns 0b when read.
Received master abort
MASTER_ABORT_MASK
RW
0 = Error condition is unmasked
1 = Error condition is masked (default)
2(1)
TARGET_ABORT_MASK
RW
Received target abort
0 = Error condition is unmasked
1 = Error condition is masked (default)
1(1)
0
SC_MSTR_ABORT_MASK
RSVD
RW
R
Master abort on split completion. This mask bit is associated with a PCI-X error and
has no effect on the bridge.
Reserved. Returns 0b when read.
(1) This register shall only be reset by a Fundamental Reset (FRST).
98
PCI Express Extended Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
5.12 Secondary Uncorrectable Error Severity
The uncorrectable error severity register controls the reporting of individual errors as ERR_FATAL or
ERR_NONFATAL. When a bit is set, the corresponding error condition is identified as fatal. When a bit is
cleared, the corresponding error condition is identified as nonfatal. See Table 5-10 for a complete
description of the register contents.
PCI Express extended register offset:
Register type:
134h
Read-only, Read/Write
0000 1340h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
0
1
1
0
1
0
0
0
0
0
0
Table 5-10. Secondary Uncorrectable Error Severity Register Description
BIT
31:14 RSVD
FIELD NAME
ACCESS
DESCRIPTION
R
Reserved. Returns 00 0000 0000 0000 0000b when read.
13(1)
BRIDGE_ERROR_SEVR
RW
Internal bridge error. This severity bit is associated with a PCI-X error and has no effect
on the bridge.
12(1)
SERR_DETECT_SEVR
PERR_DETECT_SEVR
DISCARD_TIMER_SEVR
UNCOR_ADDR_SEVR
RW
RW
RW
RW
SERR assertion detected
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL (default)
11(1)
10(1)
9(1)
PERR assertion detected
0 = Error condition is signaled using ERR_NONFATAL (default)
1 = Error condition is signaled using ERR_FATAL
Delayed transaction discard timer expired
0 = Error condition is signaled using ERR_NONFATAL (default)
1 = Error condition is signaled using ERR_FATAL
Uncorrectable address error
0 = Error condition is signaled using ERR_NONFATAL
1 = Error condition is signaled using ERR_FATAL (default)
8(1)
7(1)
ATTR_ERROR_SEVR
UNCOR_DATA_SEVR
RW
RW
Uncorrectable attribute error. This severity bit is associated with a PCI-X error and has
no effect on the bridge.
Uncorrectable data error
0 = Error condition is signaled using ERR_NONFATAL (default)
1 = Error condition is signaled using ERR_FATAL
6(1)
5(1)
SC_MSG_DATA_SEVR
SC_ERROR_SEVR
RW
RW
Uncorrectable split completion message data error. This severity bit is associated with
a PCI-X error and has no effect on the bridge.
Unexpected split completion error. This severity bit is associated with a PCI-X error and
has no effect on the bridge.
4
3(1)
RSVD
R
Reserved. Returns 0b when read.
Received master abort
MASTER_ABORT_SEVR
RW
0 = Error condition is signaled using ERR_NONFATAL (default)
1 = Error condition is signaled using ERR_FATAL
2(1)
TARGET_ABORT_SEVR
RW
Received target aborta
0 = Error condition is signaled using ERR_NONFATAL (default)
1 = Error condition is signaled using ERR_FATAL
1(1)
0
SC_MSTR_ABORT_SEVR
RSVD
RW
R
Master abort on split completion. This severity bit is associated with a PCI-X error and
has no effect on the bridge.
Reserved. Returns 0b when read.
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
PCI Express Extended Configuration Space
99
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
5.13 Secondary Error Capabilities and Control Register
The secondary error capabilities and control register allows the system to monitor and control the
secondary advanced error reporting capabilities. See Table 5-11 for a complete description of the register
contents.
PCI Express extended register offset:
Register type:
138h
Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 5-11. Secondary Error Capabilities and Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:5
RSVD
R
Reserved. Return 000 0000 0000 0000 0000 0000 0000b when read.
4:0(1)
SEC_FIRST_ERR
RU
First error pointer. This 5-bit value reflects the bit position within the secondary
uncorrectable error status register (offset12Ch, see Section 5.10) corresponding to the
class of the first error condition that was detected.
(1) This register shall only be reset by a Fundamental Reset (FRST).
100
PCI Express Extended Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
5.14 Secondary Header Log Register
The secondary header log register stores the transaction address and command for the PCI bus cycle that
led to the most recently detected error condition. Offset 13Ch accesses register bits 31:0. Offset 140h
accesses register bits 63:32. Offset 144h accesses register bits 95:64. Offset 148h accesses register bits
127:96. See Table 5-12 for a complete description of the register contents.
PCI Express extended register offset:
Register type:
13Ch, 140h, 144h, and 148h
Read-only
Default value:
0000 0000h
BIT NUMBER
RESET STATE
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 5-12. Secondary Header Log Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
127:64(1) ADDRESS
RU
Transaction address. The 64-bit value transferred on AD[31:0] during the first and second
address phases. The first address phase is logged to 95:64 and the second address phase
is logged to 127:96. In the case of a 32-bit address, bits 127:96 are set to 0.
63:44
RSVD
R
Reserved. Returns 0 0000h when read.
43:40(1) UPPER_CMD
RU
Transaction command upper. Contains the status of the C/BE terminals during the second
address phase of the PCI transaction that generated the error if using a dual-address cycle.
39:36(1) LOWER_CMD
RU
R
Transaction command lower. Contains the status of the C/BE terminals during the first
address phase of the PCI transaction that generated the error.
35:0
TRANS_ATTRIBU
TE
Transaction attribute. Because the bridge does not support the PCI-X attribute transaction
phase, these bits have no function, and return 0 0000 0000h when read.
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
PCI Express Extended Configuration Space
101
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
6
Memory-Mapped TI Proprietary Register Space
The programming model of the memory-mapped TI proprietary register space is unique to this device.
These custom registers are specifically designed to provide enhanced features associated with upstream
isochronous applications.
All bits marked with a I are sticky bits and are reset by a fundamental reset (FRST).
Table 6-1. Device Control Memory Window Register Map
REGISTER NAME
OFFSET
00h
Reserved
Revision ID
Device control map ID
Serial-bus data(1)
Reserved
04h-3Ch
40h
GPIO data(1)
Serial-bus control and status(1)
GPIO control(1)
Serial-bus slave address(1)
Serial-bus word address(1)
44h
(1) This register shall only be reset by a Fundamental Reset (FRST).
6.1 Device Control Map ID Register
The device control map ID register identifies the TI proprietary layout for this device control map. The
value 04h identifies this as a PCI Express-to-PCI bridge without isochronous capabilities.
Device control memory window register offset:
Register type:
00h
Read-only
04h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
1
0
0
102
Memory-Mapped TI Proprietary Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
6.2 Revision ID Register
Device control memory window register offset:
Register type:
01h
Read-only
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
6.3 GPIO Control Register
This register controls the direction of the eight GPIO terminals. This register has no effect on the behavior
of GPIO terminals that are enabled to perform secondary functions. The secondary functions share GPIO4
(SCL) and GPIO5 (SDA). This register is an alias of the GPIO control register in the classic PCI
configuration space(offset B4h, see Section 4.60). See Table 6-2 for a complete description of the register
contents.
Device control memory window register offset:
Register type:
40h
Read-only, Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 6-2. GPIO Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:8
7(1)
RSVD
R
Reserved. Returns 00h when read.
GPIO7_DIR
RW
GPIO 7 data direction. This bit selects whether GPIO7 is in input or output mode.
0 = Input (default)
1 = Output
6(1)
5(1)
4(1)
3(1)
2(1)
1(1)
0(1)
GPIO6_DIR
GPIO5_DIR
GPIO4_DIR
GPIO3_DIR
GPIO2_DIR
GPIO1_DIR
GPIO0_DIR
RW
RW
RW
RW
RW
RW
RW
GPIO 6 data direction. This bit selects whether GPIO6 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 5 data direction. This bit selects whether GPIO5 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 4 data direction. This bit selects whether GPIO4 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 3 data direction. This bit selects whether GPIO3 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 2 data direction. This bit selects whether GPIO2 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 1 data direction. This bit selects whether GPIO1 is in input or output mode.
0 = Input (default)
1 = Output
GPIO 0 data direction. This bit selects whether GPIO0 is in input or output mode.
0 = Input (default)
1 = Output
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
Memory-Mapped TI Proprietary Register Space
103
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
6.4 GPIO Data Register
This register reads the state of the input mode GPIO terminals and changes the state of the output mode
GPIO terminals. Writing to a bit that is in input mode or is enabled for a secondary function is ignored. The
secondary functions share GPIO4 (SCL) and GPIO5 (SDA). The default value at power up depends on
the state of the GPIO terminals as they default to general-purpose inputs. This register is an alias of the
GPIO data register in the classic PCI configuration space (offset B6h, see Section 4.61). See Table 6-3 for
a complete description of the register contents.
Device control memory window register offset:
Register type:
42h
Read-only, Read/Write
00XXh
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
x
Table 6-3. GPIO Data Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:8
7(1)
RSVD
R
Reserved
GPIO7_Data
RW
GPIO 7 data. This bit reads the state of GPIO7 when in input mode or changes the state
of GPIO7 when in output mode.
6(1)
5(1)
4(1)
3(1)
2(1)
1(1)
0(1)
GPIO6_Data
GPIO5_Data
GPIO4_Data
GPIO3_Data
GPIO2_Data
GPIO1_Data
GPIO0_Data
RW
RW
RW
RW
RW
RW
RW
GPIO 6 data. This bit reads the state of GPIO6 when in input mode or changes the state
of GPIO6 when in output mode.
GPIO 5 data. This bit reads the state of GPIO5 when in input mode or changes the state
of GPIO5 when in output mode.
GPIO 4 data. This bit reads the state of GPIO4 when in input mode or changes the state
of GPIO4 when in output mode.
GPIO 3 data. This bit reads the state of GPIO3 when in input mode or changes the state
of GPIO3 when in output mode.
GPIO 2 data. This bit reads the state of GPIO2 when in input mode or changes the state
of GPIO2 when in output mode.
GPIO 1 data. This bit reads the state of GPIO1 when in input mode or changes the state
of GPIO1 when in output mode.
GPIO 0 data. This bit reads the state of GPIO0 when in input mode or changes the state
of GPIO0 when in output mode.
(1) This register shall only be reset by a Fundamental Reset (FRST).
104
Memory-Mapped TI Proprietary Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
6.5 Serial-Bus Data Register
The Serial Bus Data register is used to read and write data on the serial bus interface. When writing data
to the serial bus, this register must be written before writing to the Serial Bus Address register to initiate
the cycle. When reading data from the serial bus, this register will contain the data read after the
REQBUSY (bit 5 Serial Bus Control Register) bit is cleared. This register is an alias for the Serial Bus
Data register in the PCI header. This register shall only be reset by a Fundamental Reset (FRST).
Device control memory window register offset:
Register type:
44h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
6.6 Serial-Bus Word Address Register
The value written to the Serial Bus Index register represents the byte address of the byte being read or
written from the serial bus device. The Serial Bus Index register must be written before the before initiating
a serial bus cycle by writing to the Serial Bus Slave Address register. This register is an alias for the Serial
Bus Index register in the PCI header. This register shall only be reset by a Fundamental Reset (FRST).
Device control memory window register offset:
Register type:
45h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
6.7 Serial-Bus Slave Address Register
The Serial Bus Slave Address register is used to indicate the address of the device being targeted by the
serial bus cycle. This register also indicates if the cycle will be a read or a write cycle. Writing to this
register initiates the cycle on the serial interface. This register is an alias for the Serial Bus Slave Address
register in the PCI header.
Device control memory window register offset:
Register type:
46h
Read/Write
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Table 6-4. Serial-Bus Slave Address Register Descriptions
BIT
FIELD NAME
ACCESS
DESCRIPTION
7:1(1)
SLAVE_ADDR
RW
Serial-bus slave address. This 7-bit field is the slave address for a serial-bus read or write
transaction. The default value for this field is 000 0000b.
0(1)
RW_CMD
RW
Read/write command. This bit determines if the serial-bus cycle is a read or a write cycle.
0 = A single byte write is requested (default)
1 = A single byte read is requested
(1) This register shall only be reset by a Fundamental Reset (FRST).
6.8 Serial-Bus Control and Status Register
The Serial Bus Control and Status register is used to control the behavior of the Serial bus interface. This
register also provides status information about the state of the serial bus. This register is an alias for the
Serial Bus Control and Status register in the PCI header.
Submit Documentation Feedback
Memory-Mapped TI Proprietary Register Space
105
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Device control memory window register offset:
Register type:
47h
Read-only, Read/Write, Read/Clear
00h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
Table 6-5. Serial-Bus Control and Status Register Description
BIT
7(1)
FIELD NAME
ACCESS
DESCRIPTION
Protocol select. This bit selects the serial-bus address mode used.
0 = Slave address and word address are sent on the serial-bus (default)
1 = Only the slave address is sent on the serial-bus
Reserved. Returns 0b when read.
PROT_SEL
RW
6
RSVD
R
5(1)
REQBUSY
RU
Requested serial-bus access busy. This bit is set when a software-initiated serial-bus cycle
is in progress.
0 = No serial-bus cycle
1 = Serial-bus cycle in progresss
4(1)
ROMBUSY
SBDETECT
RU
Serial EEPROM access busy. This bit is set when the serial EEPROM circuitry in the
bridge is downloading register defaults from a serial EEPROM.
0 = No EEPROM activity
1 = EEPROM download in progress
3(1)
RWU
Serial EEPROM detected. This bit enables the serial-bus interface. The value of this bit
controls whether the GPIO4//SCL and GPIO5//SDA terminals are configured as GPIO
signals or as serial-bus signals. This bit is automatically set to 1b when a serial EEPROM
is detected.
Note: A serial EEPROM is only detected once following PERST.
0 = No EEPROM present, EEPROM load process does not happen. GPIO4//SCL and
GPIO5//SDA terminals are configured as GPIO signals.
1 = EEPROM present, EEPROM load process takes place. GPIO4//SCL and
GPIO5//SDA terminals are configured as serial-bus signals.
2(1)
SBTEST
RW
Serial-bus test. This bit is used for internal test purposes. This bit controls the clock source
for the serial interface clock.
0 = Serial-bus clock at normal operating frequency ~ 60 kHz (default)
1 = Serial-bus clock frequency increased for test purposes ~ 4 MHz)
1(1)
SB_ERR
RCU
RCU
Serial-bus error. This bit is set when an error occurs during a software-initiated serial-bus
cycle.
0 = No error
1 = Serial-bus error
0(1)
ROM_ERR
Serial EEPROM load error. This bit is set when an error occurs while downloading
registers from a serial EEPROM.
0 = No error
1 = EEPROM load error
(1) This register shall only be reset by a Fundamental Reset (FRST).
106
Memory-Mapped TI Proprietary Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
7
1394 OHCI—PCI Configuration Space
The 1394 OHCI core is integrated as a PCI device behind the PCI-Express to PCI Bridge. The
configuration header for the 1394b OHCI portion of the design is compliant with the PCI Specification as a
standard header. Table 7-1 illustrates the configuration header that includes both the predefined portion of
the configuration space and the user definable registers.
Since the 1394 OHCI configuration space is accessed over the bridge secondary PCI bus, PCI Express
type 1 configuration read and write transactions are required when accessing these registers. The 1394
OHCI configuration register map is accessed as device number 0 and function number 0. Of course, the
bus number is determined by the value that is loaded into the Secondary Bus Number field at offset 19h
within the PCI Express configuration register map.
All bits marked with a ‡ are reset by a Fundamental Reset (FRST). The remaining register bits are reset
by a PCI Express hot reset, PERST, or a Fundamental Reset (FRST).
Table 7-1. 1394 OHCI Configuration Register Map
REGISTER NAME
OFFSET
00h
Device ID
Status
Vendor ID
Command
Revision ID
04h
Class code
08h
BIST
Header type
Latency timer
OHCI base address
TI extension base address
CIS base address
Reserved
Cache line size
0Ch
10h
14h
18h
1Ch-27h
28h
CIS pointer
Subsystem ID(1)
Subsystem vendor ID(1)
PCI power management capabilities pointer
Interrupt line
2Ch
30h
Reserved
Reserved
34h
Reserved
Interrupt pin
38h
Maximum latency(1)
Minimum grant(1)
3Ch
40h
PCI OHCI control
Next item pointer
Power management capabilities
PM data (RSVD) PMCSR_BSE
Capability ID
Power management control and status(1)
44h
48h
Reserved
4Ch-E7h
E8h
Multifunction Select Register
PCI PHY control(1)
Miscellaneous configuration(1)
Link enhancement control(1)
Subsystem access(1)
ECh
F0h
F4h
F8h
TI proprietary
FCh
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
107
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
7.1 Vendor ID Register
The vendor ID register contains a value allocated by the PCI SIG and identifies the manufacturer of the
OHCI controller. The vendor ID assigned to Texas Instruments is 104Ch.
PCI register offset:
Register type:
00h
Read-only
104Ch
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
0
0
0
0
1
0
0
1
1
0
0
7.2 Device ID Register
The device ID register contains a value assigned to the 1394 OHCI function by Texas Instruments. The
device identification for the 1394 OHCI function is 823Fh.
PCI register offset:
Register type:
02h
Read-only
823Fh
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
0
0
0
0
0
1
0
0
0
1
1
1
1
1
1
7.3 Command Register
The command register provides control over the 1394b OHCI function interface to the PCI bus. All bit
functions adhere to the definitions in the PCI Local Bus Specification, as seen in the following bit
descriptions. See Table 7-2 for a complete description of the register contents.
PCI register offset:
Register type:
04h
Read/Write, Read-only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-2. Command Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
15-11 RSVD
R
R
Reserved. Bits 15-11 return 0 0000b when read.
10
INT_DISABLE
Interrupt disable. When bit 10 is set to 1b, the OHCI controller is disabled from asserting an
interrupt. When cleared, the OHCI controller is able to send interrupts normally. This default
value for this bit is 0b.
9
8
FBB_ENB
R
Fast back-to-back enable. The 1394b OHCI controller does not generate fast back-to-back
transactions; therefore, bit 9 returns 0b when read.
SERR_ENB
RW
PCI_SERR enable. When bit 8 is set to 1b, the 1394b OHCI controller PCI_SERR driver is
enabled. PCI_SERR can be asserted after detecting an address parity error on the PCI bus.
The default value for this bit is 0b.
7
6
STEP_ENB
PERR_ENB
R
Address/data stepping control. The 1394b OHCI controller does not support address/data
stepping; therefore, bit 7 is hardwired to 0b.
RW
Parity error enable. When bit 6 is set to 1b, the 1394b OHCI controller is enabled to drive
PCI_PERR response to parity errors through the PCI_PERR signal. The default value for this
bit is 0b.
5
4
VGA_ENB
MWI_ENB
R
VGA palette snoop enable. The 1394b OHCI controller does not feature VGA palette snooping;
therefore, bit 5 returns 0b when read.
RW
Memory write and invalidate enable. When bit 4 is set to 1b, the OHCI controller is enabled to
generate MWI PCI bus commands. If this bit is cleared, then the 1394b OHCI controller
generates memory write commands instead. The default value for this bit is 0b.
108
1394 OHCI—PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 7-2. Command Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
3
SPECIAL
R
Special cycle enable. The 1394b OHCI controller function does not respond to special cycle
transactions; therefore, bit 3 returns 0b when read.
2
1
MASTER_ENB
MEMORY_ENB
RW
RW
Bus master enable. When bit 2 is set to 1b, the 1394b OHCI controller is enabled to initiate
cycles on the PCI bus. The default value for this bit is 0b.
Memory response enable. Setting bit 1 to 1b enables the 1394b OHCI controller to respond to
memory cycles on the PCI bus. This bit must be set to access OHCI registers. The default
value for this bit is 0b.
0
IO_ENB
R
I/O space enable. The 1394b OHCI controller does not implement any I/O-mapped functionality;
therefore, bit 0 returns 0b when read.
7.4 Status Register
The status register provides status over the 1394b OHCI controller interface to the PCI bus. All bit
functions adhere to the definitions in the PCI Local Bus Specification, as seen in the following bit
descriptions. See Table 7-3 for a complete description of the register contents.
PCI register offset:
Register type:
06h
Read/Clear/Update, Read-only
0230h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
1
0
0
0
1
1
0
0
0
0
Table 7-3. Status Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
15
PAR_ERR
RCU
Detected parity error. Bit 15 is set to 1b when either an address parity or data parity error is
detected.
14
SYS_ERR
RCU
RCU
RCU
RCU
R
Signaled system error. Bit 14 is set to 1b when PCI_SERR is enabled and the 1394b OHCI
controller has signaled a system error to the host.
13
MABORT
Received master abort. Bit 13 is set to 1b when a cycle initiated by the 1394b OHCI controller
on the PCI bus has been terminated by a master abort.
12
TABORT_REC
TABORT_SIG
PCI_SPEEDO
Received target abort. Bit 12 is set to 1b when a cycle initiated by the 1394b OHCI controller on
the PCI bus was terminated by a target abort.
11
Signaled target abort. Bit 11 is set to 1b by the 1394b OHCI controller when it terminates a
transaction on the PCI bus with a target abort.
10-9
DEVSEL timing. Bits 10 and 9 encode the timing of PCI_DEVSEL and are hardwired to 01b,
indicating that the 1394b OHCI controller asserts this signal at a medium speed on
nonconfiguration cycle accesses.
8
DATAPAR
RCU
Data parity error detected. Bit 8 is set to 1b when the following conditions have been met:
a. PCI_PERR was asserted by any PCI device including the OHCI controller.
b, The 1394b OHCI controller was the bus master during the data parity error.
c. Bit 6 (PERR_EN) in the command register at offset 04h in the PCI configuration space
(see Section 7.3, Command Register) is set to 1b.
7
6
5
4
FBB_CAP
UDF
R
R
R
R
Fast back-to-back capable. The 1394b OHCI controller cannot accept fast back-to-back
transactions; therefore, bit 7 is hardwired to 0b.
User-definable features (UDF) supported. The 1394b OHCI controller does not support the
UDF; therefore, bit 6 is hardwired to 0b.
66MHZ
CAPLIST
66-MHz capable. The 1394b OHCI controller operates at a maximum PCI_CLK frequency of 66
MHz; therefore, bit 5 is hardwired to 1b.
Capabilities list. Bit 4 returns 1b when read, indicating that capabilities additional to standard
PCI are implemented. The linked list of PCI power-management capabilities is implemented in
this function.
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
109
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 7-3. Status Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
3
INT_STATUS
RU
Interrupt status. This bit reflects the interrupt status of the function. Only when bit 10
(INT_DISABLE) in the command register (PCI offset 04h, see Section 4.3) is a 0 and this bit is
a 1, is the function’s INTx signal asserted. Setting the INT_DISABLE bit to a 1 has no effect on
the state of this bit. This bit has been defined as part of the PCI Local Bus Specification
(Revision 2.3).
2-0
RSVD
R
Reserved. Bits 3-0 return 0h when read.
7.5 Class Code and Revision ID Register
The class code and revision ID register categorizes the 1394b OHCI controller as a serial bus controller
(0Ch), controlling an IEEE 1394 bus (00h), with an OHCI programming model (10h). Furthermore, the TI
chip revision is indicated in the least significant byte. See Table 7-4 for a complete description of the
register contents.
PCI register offset:
Register type:
08h
Read-only
0C00 1001h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
Table 7-4. Class Code and Revision ID Register Description
BIT
FIELD NAME
BASECLASS
ACCESS
DESCRIPTION
31-24
23-16
15-8
R
Base class. This field returns 0Ch when read, which broadly classifies the function as a
serial bus controller.
SUBCLASS
PGMIF
R
R
Subclass. This field returns 00h when read, which specifically classifies the function as
controlling an IEEE 1394 serial bus.
Programming interface. This field returns 10h when read, which indicates that the
programming model is compliant with the 1394 Open Host Controller Interface
Specification.
7-0
CHIPREV
R
Silicon revision. This field returns 00h when read, which indicates the silicon revision of the
1394b OHCI controller.
7.6 Cache Line Size and Latency Timer Register
The latency timer and class cache line size register is programmed by host BIOS to indicate system cache
line size and the latency timer associated with the 1394b OHCI controller. See Table 7-5 for a complete
description of the register contents.
PCI register offset:
Register type:
0Ch
Read/Write
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
110
1394 OHCI—PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 7-5. Latency Timer and Class Cache Line Size Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15-8
LATENCY_TIMER
RW
PCI latency timer. The value in this register specifies the latency timer for the 1394b OHCI
controller, in units of PCI clock cycles.When the 1394b OHCI function is a PCI bus initiator
and asserts PCI_FRAME, the latency timer begins counting from zero. If the latency timer
expires before the 1394b OHCI function’s transaction has terminated, then the 1394b
OHCI function terminates the transaction when its PCI_GNT is deasserted.
7-0
CACHELINE_SZ
RW
Cache line size. This value is used by the OHCI controller during memory write and
invalidate, memory-read line, and memory-read multiple transactions. The default value for
this field is 00h.
7.7 Header Type and BIST Register
The header type and built-in self-test (BIST) register indicates the OHCI controller PCI header type and no
built-in self-test. See Table 7-6 for a complete description of the register contents.
PCI register offset:
Register type:
0Eh
Read-only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-6. Header Type and BIST Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
15-8
BIST
R
Built-in self-test. The OHCI controller does not include a BIST; therefore, this field returns
00h when read.
7-0
HEADER_TYPE
R
PCI header type. The OHCI controller includes the standard PCI header, which is
communicated by returning 00h when this field is read. Since the 1394b OHCI core is
implemented as a single function PCI device, bit 7 of this register must be 0b.
7.8 OHCI Base Address Register
The OHCI base address register is programmed with a base address referencing the memory-mapped
OHCI control. When BIOS writes all 1s to this register, the value read back is FFFF F800h, indicating that
at least 2K bytes of memory address space are required for the OHCI registers. See Table 7-7 for a
complete description of the register contents.
PCI register offset:
Register type:
10h
Read/Write, Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
111
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 7-7. OHCI Base Address Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31-11
OHCIREG_PTR
RW
OHCI register pointer. This field specifies the upper 21 bits of the 32-bit OHCI base
address register. The default value for this field is all 0s.
10-4
3
OHCI_SZ
R
R
R
OHCI register size. This field returns 000 0000b when read, indicating that the OHCI
registers require a 2K-byte region of memory.
OHCI_PF
OHCI register prefetch. Bit 3 returns 0b when read, indicating that the OHCI registers are
nonprefetchable.
2-1
OHCI_MEMTYPE
OHCI memory type. This field returns 00b when read, indicating that the OHCI base
address register is 32 bits wide and mapping can be done anywhere in the 32-bit memory
space.
0
OHCI_MEM
R
OHCI memory indicator. Bit 0 returns 0b when read, indicating that the OHCI registers are
mapped into system memory space.
7.9 TI Extension Base Address Register
The TI extension base address register is programmed with a base address referencing the
memory-mapped TI extension registers. When BIOS writes all 1s to this register, the value read back is
FFFF C000h, indicating that at least 16K bytes of memory address space are required for the TI registers.
See Table 7-8 for a complete description of the register contents.
PCI register offset:
Register type:
14h
Read/Write, Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-8. TI Base Address Register Description
BIT
FIELD NAME
TIREG_PTR
TYPE
DESCRIPTION
31-14
13-4
3
RW
TI register pointer. This field specifies the upper 18 bits of the 32-bit TI base address
register. The default value for this field is all 0s.
TI_SZ
R
R
R
R
TI register size. This field returns 00 0000 0000b when read, indicating that the TI registers
require a 16K-byte region of memory.
TI_PF
TI register prefetch. Bit 3 returns 0b when read, indicating that the TI registers are
nonprefetchable.
2-1
0
TI_MEMTYPE
TI_MEM
TI memory type. This field returns 00b when read, indicating that the TI base address
register is 32 bits wide and mapping can be done anywhere in the 32-bit memory space.
TI memory indicator. Bit 0 returns 0b when read, indicating that the TI registers are
mapped into system memory space.
112
1394 OHCI—PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
7.10 CIS Base Address Register
The CARDBUS input to the 1394 OHCI core is tied high such that this register returns 0000 0000h when
read.
PCI register offset:
Register type:
18h
Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
7.11 CIS Pointer Register
The CARDBUS input to the 1394 OHCI core is tied high such that this register returns 0000 0000h when
read.
PCI register offset:
Register type:
28h
Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
7.12 Subsystem Identification Register
The subsystem identification register is used for system and option card identification purposes. This
register can be initialized from the serial EEPROM or programmed via the subsystem access register at
offset F8h in the PCI configuration space (see Section 7.23). See Table 7-9 for a complete description of
the register contents.
PCI register offset:
Register type:
2Ch
Read/Update
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-9. Subsystem Identification Register Description
BIT
FIELD NAME
TYPE
RU
DESCRIPTION
31-16(1) OHCI_SSID
15-0(1)
Subsystem device ID. This field indicates the subsystem device ID.
Subsystem vendor ID. This field indicates the subsystem vendor ID.
OHCI_SSVID
RU
(1) These bits are reset by a PCI Express reset (PERST), or by a Fundamental Reset (FRST) .
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
113
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
7.13 Power Management Capabilities Pointer Register
The power management capabilities pointer register provides a pointer into the PCI configuration header
where the power-management register block resides. The OHCI controller configuration header
doublewords at offsets 44h and 48h provide the power-management registers. This register is read-only
and returns 44h when read.
PCI register offset:
Register type:
34h
Read-only
44h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
1
0
0
0
1
0
0
7.14 Interrupt Line and Pin Register
The interrupt line and pin register communicates interrupt line routing information. See Table 7-10 for a
complete description of the register contents.
PCI register offset:
Register type:
3Ch
Read/Write
01FFh
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
Table 7-10. Interrupt Line and Pin Registers Description
BIT
FIELD NAME
TYPE
DESCRIPTION
15-8
INTR_PIN
R
Interrupt pin. This field returns 01h when read, indicating that the 1394 OHCI core signals
interrupts on the INTA terminal.
7-0
INTR_LINE
RW
Interrupt line. This field is programmed by the system and indicates to software which interrupt
line the OHCI controller INTA is connected to. The default value for this field is all FFh, indicating
that an interrupt line has not yet been assigned to the function.
7.15 MIN_GNT and MAX_LAT Register
The MIN_GNT and MAX_LAT register communicates to the system the desired setting of bits 15-8 in the
latency timer and class cache line size register at offset 0Ch in the PCI configuration space (see
Section 7.6). If a serial EEPROM is detected, then the contents of this register are loaded through the
serial EEPROM interface. If no serial EEPROM is detected, then this register returns a default value that
corresponds to the MAX_LAT = 4, MIN_GNT = 2. See Table 7-11 for a complete description of the
register contents.
PCI register offset:
Register type:
3Eh
Read/Update
0402h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
1
0
114
1394 OHCI—PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 7-11. MIN_GNT and MAX_LAT Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
15-8(1)
MAX_LAT
RU
Maximum latency. The contents of this field may be used by host BIOS to assign an
arbitration priority level to the OHCI controller. The default for this register indicates that the
OHCI controller may need to access the PCI bus as often as every 0.25 µs; thus, an
extremely high priority level is requested. Bits 11-8 of this field may also be loaded through
the serial EEPROM.
7-0(1)
MIN_GNT
RU
Minimum grant. The contents of this field may be used by host BIOS to assign a latency
timer register value to the OHCI controller. The default for this register indicates that the
OHCI controller may need to sustain burst transfers for nearly 64 µs and thus request a
large value be programmed in bits 15-8 of the OHCI controller latency timer and class
cache line size register at offset 0Ch in the PCI configuration space (see Section 7.6). Bits
3-0 of this field may also be loaded through the serial EEPROM.
(1) These bits are reset by a PCI Express reset (PERST), or by a Fundamental Reset (FRST) .
7.16 OHCI Control Register
The PCI OHCI control register is defined by the 1394 Open Host Controller Interface Specification and
provides a bit for big endian PCI support. See Table 7-12 for a complete description of the register
contents.
PCI register offset:
Register type:
40h
Read/Write, Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-12. OHCI Control Register Descriptioni
BIT
31-1 RSVD
GLOBAL_SWAP
FIELD NAME
TYPE
DESCRIPTION
R
Reserved. Bits 31-1 return 000 0000 0000 0000 0000 0000 0000 0000b when read.
0
RW
When bit 0 is set to 1b, all quadlets read from and written to the PCI interface are byte-swapped (big
endian). The default value for this bit is 0b which is little endian mode.
7.17 Capability ID and Next Item Pointer Registers
The capability ID and next item pointer register identifies the linked-list capability item and provides a
pointer to the next capability item. See Table 7-13 for a complete description of the register contents.
PCI register offset:
Register type:
44h
Read-only
0001h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
Table 7-13. Capability ID and Next Item Pointer Registers Description
BIT
FIELD NAME
TYPE
DESCRIPTION
15-8
NEXT_ITEM
R
Next item pointer. The OHCI controller supports only one additional capability that is communicated
to the system through the extended capabilities list; therefore, this field returns 00h when read.
7-0
CAPABILITY_ID
R
Capability identification. This field returns 01h when read, which is the unique ID assigned by the
PCI SIG for PCI power-management capability.
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
115
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
7.18 Power Management Capabilities Register
The power management capabilities register indicates the capabilities of the OHCI core related to PCI
power management. See Table 7-14 for a complete description of the register contents.
PCI register offset:
Register type:
46h
Read-only
7E03h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
Table 7-14. Interrupt Line and Pin Registers Description
BIT
FIELD NAME
TYPE
DESCRIPTION
15-11 PME_SUPPOR
T
R
PME support. This 5-bit field indicates the power states from which the OHCI core may assert PME. This
field returns a value of 01111b, indicating that PME is asserted from the D3hot, D2, D1, and D0 power
states.
10
9
D2_SUPPORT
D1_SUPPORT
R
R
R
D2 support. Bit 10 is hardwired to 1b, indicating that the OHCI controller supports the D2 power state.
D1 support. Bit 9 is hardwired to 1b, indicating that the OHCI controller supports the D1 power state.
Auxiliary current. This 3-bit field reports the 3.3-VAUX auxiliary current requirements. This field returns
8-6
AUX_CURREN
T
000b, because the 1394a core is not powered by VAUX
.
5
DSI
R
Device-specific initialization. This bit returns 0b when read, indicating that the OHCI controller does not
require special initialization beyond the standard PCI configuration header before a generic class driver
is able to use it.
4
3
RSVD
R
R
Reserved. Bit 4 returns 0b when read.
PME_CLK
PME clock. This bit returns 0b when read, indicating that no host bus clock is required for the OHCI
controller to generate PME.
2-0
PM_VERSION
R
Power-management version. If bit 7 (PCI_PM_VERSION_CTRL) in the PCI miscellaneous configuration
register at offset F0h (see Section 7.21) is 0b, then this field returns 010b indicating Revision 1.1
compatibility. If PCI_PM_VERSION_CTRL in the PCI miscellaneous configuration register is 1b, then
this field returns 011b indicating Revision 1.2 compatibility.
7.19 Power Management Control and Status Register
The power management control and status register implements the control and status of the PCI power
management function. This register is not affected by the internally-generated reset caused by the
transition from the D3hot to D0 state. See Table 7-15 for a complete description of the register contents.
PCI register offset:
Register type:
48h
Read/Write, Read-only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-15. Power Management Control and Status Register Description
BIT
15
FIELD NAME
TYPE
DESCRIPTION
This bit returns 0b, because PME is not supported.
PME_STS
R
R
R
R
R
14-13
12-9
8
DATA_SCALE
DATA_SELECT
PME_ENB
RSVD
This field returns 00b, because the data register is not implemented.
This field returns 0h, because the data register is not implemented.
This bit returns 0b, because PME is not supported.
7-2
Reserved. Bits 7-2 return 00 0000b when read.
116
1394 OHCI—PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 7-15. Power Management Control and Status Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
1-0(1)
PWR_STATE
RW
Power state. This 2-bit field sets the 1394b OHCI controller power state and is encoded
as follows:
00 = Current power state is D0 (default)
01 = Current power state is D1
10 = Current power state is D2
11 = Current power state is D3
(1) These bits are reset on the rising edge of PCI bus reset (PRST).
7.20 Power Management Extension Registers
The power management extension register provides extended power-management features not applicable
to the OHCI controller; thus, it is read-only and returns 0000h when read. See Table 7-16 for a complete
description of the register contents.
PCI register offset:
Register type:
4Ah
Read-only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-16. Power Management Extension Registers Description
BIT
15-0
FIELD NAME
RSVD
TYPE
DESCRIPTION
Reserved. Bits 15-0 return 0000h when read.
R
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
117
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
7.21 PCI Miscellaneous Configuration Register
The PCI miscellaneous configuration register provides miscellaneous PCI-related configuration. See
Table 7-17 for a complete description of the register contents.
PCI register offset:
Register type:
F0h
Read/Write, Read-only
0000 0A90h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
1
0
1
0
1
0
0
1
0
0
0
0
Table 7-17. Miscellaneous Configuration Register
BIT
FIELD NAME
TYPE
DESCRIPTION
Reserved. Bits 31-16 return 0000h when read.
31-16
15
RSVD
R
R
PME_D3COLD
PME support from D3cold. The 1394a OHCI core does not support PME generation from
D3cold. Therefore, this bit is tied to 0b.
14-12
11
RSVD
R
R
Reserved. Bits 14-12 return 000b when read.
PCI2_3_EN
PCI 2.3 enable. The 1394 OHCI core always conforms to the PCI 2.3 specification;
therefore, this bit is tied to 1b.
10
10 IGNORE_
MSTRINT_
ENA_FOR_PME
RW
RW
IGNORE_MSTRINT_ENA_FOR_PME bit for PME generation. When set, this bit causes bit
26 of the OHCI vendor ID register (OHCI offset 40h, see Section 8.15) to read 1b.
Otherwise, bit 26 reads 0b.
0 = PME behavior generated from unmasked interrupt bits and
IntMask.masterIntEnable bit (default)
1 = PME generation does not depend on the value of IntMask.masterIntEnable
9-8(1)
MR_ENHANCE
This field selects the read command behavior of the PCI master for read transactions of
greater than two data phases. For read transactions of one or two data phases, a memory
read command is used.
00 = Memory read line
01 = Memory read
10 = Memory read multiple (default)
11 = Reserved, behavior reverts to default
7(1)
PCI_PM_
VERSION_CTRL
RW
PCI power management version control. This bit controls the value reported in the Version
field of the power management capabilities register of the 1394 OHCI function.
0 = Version fields report 010b for Power Management 1.1 compliance
1 = Version fields report 011b for Power Management 1.2 compliance (default)
Reserved. Bits 6-5 return 00b when read.
6-5
4(1)
RSVD
R
DIS_TGT_ABT
RW
Disable target abort. Bit 4 controls the no-target-abort mode, in which the OHCI controller
returns indeterminate data instead of signaling target abort. The OHCI LLC is divided into
the PCLK and SCLK domains. If software tries to access registers in the link that are not
active because the SCLK is disabled, then a target abort is issued by the link. On some
systems, this can cause a problem resulting in a fatal system error. Enabling this bit allows
the link to respond to these types of requests by returning FFh.
0 = Responds with OHCI-Lynx. compatible target abort
1 = Responds with indeterminate data equal to FFh. It is recommended that this bit
be set to 1b (default)
3(1)
SB_EN
RW
RW
Serial bus enable. In the bridge, the serial bus interface is controlled using the bridge
configuration registers. Therefore, this bit has no effect in the 1394b OHCI function. The
default value for this bit is 0b.
2(1)
DISABLE_
SCLKGATE
Disable SCLK test feature. This bit controls locking or unlocking the SCLK to the 1394a
OHCI core PCI bus clock input. This is a test feature only and must be cleared to 0b (all
applications).
0 = Hardware decides auto-gating of the PHY clock (default)
1 = Disables auto-gating of the PHY clock
(1) These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.
118 1394 OHCI—PCI Configuration Space Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 7-17. Miscellaneous Configuration Register (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
1(1)
DISABLE_
PCIGATE
RW
Disable PCLK test feature. This bit controls locking or unlocking the PCI clock to the 1394a
OHCI core PCI bus clock input. This is a test feature only and must be cleared to 0b (all
applications).
0 = Hardware decides auto-gating of the PCI clock (default)
1 = Disables auto-gating of the PCI clock
0(1)
KEEP_PCLK
RW
Keep PCI clock running. This bit controls the PCI clock operation during the CLKRUN
protocol. Since the CLKRUN protocol is not supported in the XIO2200, this bit has no
effect. The default value for this bit is 0b.
7.22 Link Enhancement Control Register
The link enhancement control register implements TI proprietary bits that are initialized by software or by a
serial EEPROM, if present. After these bits are set to 1b, their functionality is enabled only if bit 22
(aPhyEnhanceEnable) in the host controller control register at OHCI offset 50h/54h (see Section 3.3.2,
Host Controller Control Register) is set to 1. See Table 7-18 for a complete description of the register
contents.
PCI register offset:
Register type:
F4h
Read/Write, Read-only
0000 4000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
119
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 7-18. Link Enhancement Control Register Description
BIT
31-16
15(1)
FIELD NAME
RSVD
TYPE
R
DESCRIPTION
Reserved. Bits 31-16 return 0000h when read.
dis_at_pipeline
RW
Disable AT pipelining. When bit 15 is set to 1b, out-of-order AT pipelining is disabled. The default
value for this bit is 0b.
14(1)
ENAB_DRAFT
RW
RW
Enable OHCI 1.2 draft features. When this bit is set it enables some features beyond the OHCI 1.1
specification. Specifically this enables HCControl.LPS to be cleared by writing a 1 to the
HCControlClear.LPS bit and enables the link to set bit 9 in the xferStatus field of AR and IR
ContextControl registers. This bit can be initialized from an attached EEPROM.
13-12(1) atx_thresh
This field sets the initial AT threshold value, which is used until the AT FIFO is underrun. When the
OHCI controller retries the packet, it uses a 4K-byte threshold, resulting in a store-and-forward
operation.
00 = Threshold ~ 4K bytes resulting in a store-and-forward operation (default)
01 = Threshold ~ 1.7K bytes
10 = Threshold ~ 1K bytes
11 = Threshold ~ 512 bytes
These bits fine-tune the asynchronous transmit threshold. For most applications the 1.7K-byte
threshold is optimal. Changing this value may increase or decrease the 1394 latency depending
on the average PCI bus latency.
Setting the AT threshold to 1.7K, 1K, or 512 bytes results in data being transmitted at these
thresholds or when an entire packet has been checked into the FIFO. If the packet to be
transmitted is larger than the AT threshold, then the remaining data must be received before the
AT FIFO is emptied; otherwise, an underrun condition occurs, resulting in a packet error at the
receiving node. As a result, the link then commences store-and-forward operation. Wait until it has
the complete packet in the FIFO before retransmitting it on the second attempt to ensure delivery.
An AT threshold of 4K results in store-and-forward operation, which means that asynchronous
data is not transmitted until an end-of-packet token is received. Restated, setting the AT threshold
to 4K results in only complete packets being transmitted.
Note that the OHCI controller will always use store-and-forward when the asynchronous transmit
retries register at OHCI offset 08h (see Section 8.3, Asynchronous Transmit Retries Register) is
cleared.
11
RSVD
R
Reserved. Bit 11 returns 0b when read.
10(1)
enab_mpeg_ts
RW
Enable MPEG CIP timestamp enhancement. When bit 9 is set to 1b, the enhancement is enabled
for MPEG CIP transmit streams (FMT = 20h). The default value for this bit is 0b.
9
RSVD
R
Reserved. Bit 9 returns 0b when read.
8(1)
enab_dv_ts
RW
Enable DV CIP timestamp enhancement. When bit 8 is set to 1b, the enhancement is enabled for
DV CIP transmit streams (FMT = 00h). The default value for this bit is 0b.
7(1)
enab_unfair
RW
Enable asynchronous priority requests. OHCI-Lynx. compatible. Setting bit 7 to 1b enables the link
to respond to requests with priority arbitration. It is recommended that this bit be set to 1b. The
default value for this bit is 0b.
6-3
2(1)
1(1)
RSVD
R
Reserved. Bits 6-3 return 0h when read.
RSVD
RW
RW
Reserved. Bit 2 defaults to 0b and must remain 0b for normal operation of the OHCI core.
enab_accel
Enable acceleration enhancements. OHCI-Lynx. compatible. When bit 1 is set to 1b, the PHY
layer is notified that the link supports the IEEE Std 1394a-2000 acceleration enhancements, that
is, ack-accelerated, fly-by concatenation, etc. It is recommended that this bit be set to 1b. The
default value for this bit is 0b.
0(1)
RSVD
R
Reserved. Bit 0 returns 0b when read.
120
1394 OHCI—PCI Configuration Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
7.23 Subsystem Access Register
Write access to the subsystem access register updates the subsystem identification registers identically to
OHCI-Lynx.. The system ID value written to this register may also be read back from this register. See
Table 7-19 for a complete description of the register contents.
PCI register offset:
Register type:
F8h
Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 7-19. Subsystem Access Register Description
BIT
31-16(1) SUBDEV_ID
15-0(1)
SUBVEN_ID
FIELD NAME
TYPE
RW
DESCRIPTION
Subsystem device ID alias. This field indicates the subsystem device ID.
Subsystem vendor ID alias. This field indicates the subsystem vendor ID.
RW
(1) This register shall only be reset by a Fundamental Reset (FRST).
Submit Documentation Feedback
1394 OHCI—PCI Configuration Space
121
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8
1394 OHCI Memory-Mapped Register Space
The OHCI registers defined by the 1394 Open Host Controller Interface Specification are memory-mapped
into a 2K-byte region of memory pointed to by the OHCI base address register at offset 10h in PCI
configuration space (see Section 7.8). These registers are the primary interface for controlling the IEEE
1394 link function.
This section provides the register interface and bit descriptions. Several set/clear register pairs in this
programming model are implemented to solve various issues with typical read-modify-write control
registers. There are two addresses for a set/clear register: RegisterSet and RegisterClear. See Table 8-1
for a register listing. A 1 bit written to RegisterSet causes the corresponding bit in the set/clear register to
be set to 1b; a 0 bit leaves the corresponding bit unaffected. A 1 bit written to RegisterClear causes the
corresponding bit in the set/clear register to be cleared; a 0 bit leaves the corresponding bit in the set/clear
register unaffected.
Typically, a read from either RegisterSet or RegisterClear returns the contents of the set or clear register,
respectively. However, sometimes reading the RegisterClear provides a masked version of the set or clear
register. The interrupt event register is an example of this behavior.
Table 8-1. OHCI Register Map
DMA CONTEXT
REGISTER NAME
ABBREVIATION
Version
OFFSET
00h
—
OHCI version
GUID ROM
GUID_ROM
ATRetries
04h
Asynchronous transmit retries
CSR data
08h
CSRData
0Ch
10h
CSR compare
CSRCompareData
CSRControl
ConfigROMhdr
BusID
CSR control
14h
Configuration ROM header
Bus identification
Bus options(1)
18h
1Ch
20h
BusOptions
GUIDHi
GUID high(1)
24h
GUID low(1)
GUIDLo
28h
Reserved(1)
—
2Ch-30h
34h
Configuration ROM mapping
Posted write address low
Posted write address high
Vendor ID
ConfigROMmap
PostedWriteAddressLo
PostedWriteAddressHi
VendorID
38h
3Ch
40h
Reserved
Host controller control (1)
—
44h-4Ch
50h
HCControlSet
HCControlClr
—
54h
Reserved
58h-5Ch
60h
Self-ID
Reserved
—
Self-ID buffer pointer
Self-ID count
SelfIDBuffer
SelfIDCount
—
64h
68h
Reserved
6Ch
70h
—
Isochronous receive channel mask high
IRChannelMaskHiSet
IRChannelMaskHiClear
IRChannelMaskLoSet
IRChannelMaskLoClear
74h
Isochronous receive channel mask low
78h
7Ch
(1) One or more bits in this register are reset by a PCI Express reset (PERST) or Fundamental Reset (FRST).
122 1394 OHCI Memory-Mapped Register Space Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 8-1. OHCI Register Map (continued)
DMA CONTEXT
REGISTER NAME
ABBREVIATION
IntEventSet
OFFSET
80h
—
Interrupt event
Interrupt mask
IntEventClear
84h
IntMaskSet
88h
IntMaskClear
8Ch
Isochronous transmit interrupt event
Isochronous transmit interrupt mask
Isochronous receive interrupt event
Isochronous receive interrupt mask
IsoXmitIntEventSet
IsoXmitIntEventClear
IsoXmitIntMaskSet
IsoXmitIntMaskClear
IsoRecvIntEventSet
IsoRecvIntEventClear
IsoRecvIntMaskSet
IsoRecvIntMaskClear
InitialBandwidthAvailable
InitialChannelsAvailableHi
InitialChannelsAvailableLo
—
90h
94h
98h
9Ch
A0h
A4h
A8h
ACh
Initial bandwidth available
Initial channels available high
Initial channels available low
Reserved
B0h
B4h
B8h
BCh-D8h
DCh
Fairness control
Link control (1)
FairnessControl
LinkControlSet
E0h
LinkControlClear
NodeID
E4h
Node identification
PHY layer control
E8h
PhyControl
ECh
Isochronous cycle timer
Reserved
Isocyctimer
F0h
—
F4h-FCh
100h
104h
108h
10Ch
110h
114h
118h
11Ch
120h
124h-17Ch
180h
184h
188h
18Ch
190h-19Ch
1A0h
1A4h
1A8h
1ACh
1B0h-1BCh
Asynchronous request filter high
AsyncRequestFilterHiSet
AsyncRequestFilterHiClear
AsyncRequestFilterLoSet
AsyncRequestFilterLoClear
PhysicalRequestFilterHiSet
PhysicalRequestFilterHiClear
PhysicalRequestFilterLoSet
PhysicalRequestFilterLoClear
PhysicalUpperBound
—
Asynchronous request filter low
Physical request filter high
Physical request filter low
Physical Upper Bound
Reserved
Asynchronous Request
Transmit
Asynchronous context control
ContextControlSet
ContextControlClear
—
[ ATRQ ]
Reserved
Asynchronous context command pointer
Reserved
CommandPtr
—
Asynchronous Response
Transmit [ ATRS ]
Asynchronous context control
ContextControlSet
ContextControlClear
—
Reserved
Asynchronous context command pointer
Reserved
CommandPtr
—
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
123
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 8-1. OHCI Register Map (continued)
DMA CONTEXT
REGISTER NAME
Asynchronous context control
ABBREVIATION
ContextControlSet
OFFSET
Asynchronous Request
Receive
1C0h
1C4h
ContextControlClear
[ ARRQ ]
Reserved
—
1C8h
Asynchronous context command pointer
Reserved
CommandPtr
—
1CCh
1D0h-1DCh
1E0h
Asynchronous Response
Receive
Asynchronous context control
ContextControlSet
ContextControlClear
—
1E4h
[ ARRS ]
Reserved
1E8h
Asynchronous context command pointer
Reserved
CommandPtr
—
1ECh
1F0h-1FCh
200h +16*n
204h +16*n
208h +16*n
20Ch +16*n
210h-3FCh
400h +32*n
404h +32*n
408h +32*n
40Ch +32*n
410h + 32*n
Isochronous Transmit
Context n
n = 0, 1, 2, 3, ..., 7
Isochronous transmit context control
ContextControlSet
ContextControlClear
—
Reserved
Isochronous transmit context command pointer
Reserved
CommandPtr
—
Isochronous Receive
Context n
Isochronous receive context control
ContextControlSet
ContextControlClear
—
n = 0, 1, 2, 3
Reserved
Isochronous receuve context command pointer
Isochronous receuve context match
CommandPtr
ContextMatch
8.1 OHCI Version Register
The OHCI version register indicates the OHCI version support and whether or not the serial EEPROM is
present. See Table 8-2 for a complete description of the register contents.
OHCI register offset:
Register type:
00h
Read-only
0X01 0010h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
X
0
0
0
0
0
0
0
1
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
Table 8-2. OHCI Version Register Description
BIT
FIELD NAME
TYPE
R
DESCRIPTION
31-25 RSVD
Reserved. Bits 31-25 return 000 0000b when read.
24(1)
GUID_ROM
RU
The controller sets bit 24 to 1b if the serial EEPROM is detected. If the serial EEPROM is present,
then the Bus_Info_Block is automatically loaded on system (hardware) reset. The default value for this
bit is 0b.
23-16 version
R
Major version of the OHCI. The controller is compliant with the 1394 Open Host Controller Interface
Specification (Release 1.2); thus, this field reads 01h.
15-8
7-0
RSVD
R
R
Reserved. Bits 15-8 return 00h when read.
revision
Minor version of the OHCI. The controller is compliant with the 1394 Open Host Controller Interface
Specification (Release 1.2); thus, this field reads 10h.
(1) One or more bits in this register are reset by a PCI Express reset (PERST) or a Fundamental Reset (FRST).
124
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.2 GUID ROM Register
The GUID ROM register accesses the serial EEPROM, and is only applicable if bit 24 (GUID_ROM) in the
OHCI version register at OHCI offset 00h (see Section 8.1) is set to 1b. See Table 8-3 for a complete
description of the register contents.
OHCI register offset:
Register type:
04h
Read/Set/Update, Read/Update, Read-only
00XX 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-3. GUID ROM Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
addrReset
RSU
Software sets bit 31 to 1b to reset the GUID ROM address to 0. When the controller
completes the reset, it clears this bit. The controller does not automatically fill bits 23-16
(rdData field) with the 0th byte.
30-26
25
RSVD
rdStart
R
Reserved. Bits 30-26 return 00 0000b when read.
RSU
A read of the currently addressed byte is started when bit 25 is set to 1b. This bit is
automatically cleared when the controller completes the read of the currently addressed
GUID ROM byte.
24
23-16
15-8
7-0
RSVD
R
RU
R
Reserved. Bit 24 returns 0b when read.
rdData
RSVD
This field contains the data read from the GUID ROM.
Reserved. Bits 15-8 return 00h when read.
miniROM
R
The miniROM field defaults to 00h indicating that no mini-ROM is implemented. If an
EEPROM is implemented, then all 8 bits of this miniROM field are downloaded from
EEPROM word offset 28h. For this device, the miniROM field must be greater than 39h to
indicate a valid miniROM offset into the EEPROM.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
125
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.3 Asynchronous Transmit Retries Register
The asynchronous transmit retries register indicates the number of times the controller attempts a retry for
asynchronous DMA request transmit and for asynchronous physical and DMA response transmit. See
Table 8-4 for a complete description of the register contents.
OHCI register offset:
Register type:
08h
Read/Write, Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-4. Asynchronous Transmit Retries Register Description
BIT
FIELD NAME
secondLimit
TYPE
DESCRIPTION
31-29
R
The second limit field returns 000b when read, because outbound dual-phase retry is
not implemented.
28-16
cycleLimit
R
The cycle limit field returns 0 0000 0000 0000b when read, because outbound
dual-phase retry is not implemented.
15-12
11-8
RSVD
R
Reserved. Bits 15-12 return 0h when read.
maxPhysRespRetries
RW
This field tells the physical response unit how many times to attempt to retry the
transmit operation for the response packet when a busy acknowledge or ack_data_error
is received from the target node. The default value for this field is 0h.
7-4
3-0
maxATRespRetries
maxATReqRetries
RW
RW
This field tells the asynchronous transmit response unit how many times to attempt to
retry the transmit operation for the response packet when a busy acknowledge or
ack_data_error is received from the target node. The default value for this field is 0h.
This field tells the asynchronous transmit DMA request unit how many times to attempt
to retry the transmit operation for the response packet when a busy acknowledge or
ack_data_error is received from the target node. The default value for this field is 0h.
8.4 CSR Data Register
The CSR data register accesses the bus management CSR registers from the host through
compare-swap operations. This register contains the data to be stored in a CSR if the compare is
successful.
OHCI register offset:
Register type:
0Ch
Read-only
XXXX XXXXh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
126
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.5 CSR Compare Register
The CSR compare register accesses the bus management CSR registers from the host through
compare-swap operations. This register contains the data to be compared with the existing value of the
CSR resource.
OHCI register offset:
Register type:
10h
Read-only
XXXX XXXXh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
8.6 CSR Control Register
The CSR control register accesses the bus management CSR registers from the host through
compare-swap operations. This register controls the compare-swap operation and selects the CSR
resource. See Table 8-5 for a complete description of the register contents.
OHCI register offset:
Register type:
14h
Read/Write, Read/Update, Read-only
8000 000Xh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
X
X
Table 8-5. CSR Control Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
csrDpme
RU
Bit 31 is set to 1b by the controller when a compare-swap operation is complete. It is
cleared whenever this register is written.
32-2
1-0
RSVD
csrSel
R
Reserved. Bits 30-2 return 0 0000 0000 0000 0000 0000 0000 0000b when read.
This field selects the CSR resource as follows:
RW
00 = BUS_MANAGER_ID
01 = BANDWIDTH_AVAILABLE
10 = CHANNELS_AVAILABLE_HI
11 = CHANNELS_AVAILABLE_LO
8.7 Configuration ROM Header Register
The configuration ROM header register externally maps to the first quadlet of the 1394 configuration ROM,
offset FFFF F000 0400h. See Table 8-6 for a complete description of the register contents.
OHCI register offset:
Register type:
18h
Read/Write
0000 XXXXh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
127
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 8-6. Configuration ROM Header Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31-24
23-16
15-0
info_length
RW
IEEE 1394 bus-management field. Must be valid when bit 17 (linkEnable) in the host
controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b. The default
value for this field is 0h.
crc_length
RW
RW
IEEE 1394 bus-management field. Must be valid when bit 17 (linkEnable) in the host
controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b. The default
value for this field is 0h.
rom_crc_value
IEEE 1394 bus-management field. Must be valid at any time bit 17 (linkEnable) in the host
controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b.
8.8 Bus Identification Register
The bus identification register externally maps to the first quadlet in the Bus_Info_Block and contains the
constant 3133 3934h, which is the ASCII value of 1394.
OHCI register offset:
Register type:
1Ch
Read-only
3133 3934h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
1
1
0
0
0
1
0
0
1
1
0
0
1
1
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
1
1
1
0
0
1
0
0
1
1
0
1
0
0
8.9 Bus Options Register
The bus options register externally maps to the second quadlet of the Bus_Info_Block. See Table 8-7 for a
complete description of the register contents.
OHCI register offset:
Register type:
20h
Read/Write, Read-only
0000 B0X3h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
0
1
1
0
0
0
0
X
X
0
0
0
0
1
1
Table 8-7. Bus Options Register Description
FIELD
BIT
NAME
TYPE
DESCRIPTION
31
30
29
irmc
RW
Isochronous resource-manager capable. IEEE 1394 bus-management field. Must be valid when bit 17
(linkEnable) in the host controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b.
The default value for this bit is 0b.
cmc
isc
RW
RW
Cycle master capable. IEEE 1394 bus-management field. Must be valid when bit 17 (linkEnable) in the
host controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b. The default value
for this bit is 0b.
Isochronous support capable. IEEE 1394 bus-management field. Must be valid when bit 17 (linkEnable) in
the host controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b. The default
value for this bit is 0b.
128
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 8-7. Bus Options Register Description (continued)
FIELD
NAME
BIT
TYPE
DESCRIPTION
28
bmc
RW
Bus manager capable. IEEE 1394 bus-management field. Must be valid when bit 17 (linkEnable) in the
host controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b. The default value
for this bit is 0b.
27
pmc
RW
Power-management capable. IEEE 1394 bus-management field. When bit 27 is set to 1b, this indicates
that the node is power-management capable. Must be valid when bit 17 (linkEnable) in the host controller
control register at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b. The default value for this bit is 0b.
26-24 RSVD
R
Reserved. Bits 26-24 return 000b when read.
23-16 cyc_clk_acc
RW
Cycle master clock accuracy, in parts per million. IEEE 1394 bus-management field. Must be valid when
bit 17 (linkEnable) in the host controller control register at OHCI offset 50h/54h (see Section 3.3.2) is set
to 1b. The default value for this field is 00h.
15-12(1) max_rec
RW
Maximum request. IEEE 1394 bus-management field. Hardware initializes this field to indicate the
maximum number of bytes in a block request packet that is supported by the implementation. This value,
max_rec_bytes, must be 512 or greater, and is calculated by 2^(max_rec + 1). Software may change this
field; however, this field must be valid at any time bit 17 (linkEnable) in the host controller control register
at OHCI offset 50h/54h (see Section 3.3.2) is set to 1b. A received block write request packet with a
length greater than max_rec_bytes may generate an ack_type_error. This field is not affected by a
software reset, and defaults to value indicating 4096 bytes on a system (hardware) reset. The default
value for this field is Bh.
11-8
7-6
RSVD
g
R
Reserved. Bits 11-8 return 0h when read.
RW
Generation counter. This field is incremented if any portion of the configuration ROM has been
incremented since the prior bus reset.
5-3
2-0
RSVD
R
R
Reserved. Bits 5-3 return 000b when read.
Lnk_spd
Link speed. This field returns 011b, indicating that the link speeds of 100M bits/s, 200M bits/s, 400M
bits/s, and 800M bits/s are supported.
(1) These bits are reset by a PCI Express reset (PERST) or a Fundamental Reset (FRST).
8.10 GUID High Register
The GUID high register represents the upper quadlet in a 64-bit global unique ID (GUID) which maps to
the third quadlet in the Bus_Info_Block. This register contains node_vendor_ID and chip_ID_hi fields. This
register initializes to 0000 0000h on a system (hardware) reset, which is an illegal GUID value. If a serial
EEPROM is detected, then the contents of this register are loaded through the serial EEPROM interface.
At that point, the contents of this register cannot be changed. If no serial EEPROM is detected, then the
contents of this register are loaded by the BIOS. At that point, the contents of this register cannot be
changed. This register is reset by a PCI Express reset (PERST), a GRST, or the internally-generated
power-on reset.
OHCI register offset:
Register type:
24h
Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
129
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.11 GUID Low Register
The GUID low register represents the lower quadlet in a 64-bit global unique ID (GUID) which maps to
chip_ID_lo in the Bus_Info_Block. This register initializes to 0000 0000h on a system (hardware) reset and
behaves identical to the GUID high register at OHCI offset 24h (see Section 8.10). This register is reset by
a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.
OHCI register offset:
Register type:
28h
Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
8.12 Configuration ROM Mapping Register
The configuration ROM mapping register contains the start address within system memory that maps to
the start address of 1394 configuration ROM for this node. See Table 8-8 for a complete description of the
register contents.
OHCI register offset::
Register type:
34h
Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-8. Configuration ROM Mapping Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31-10
configROMaddr
RW
If a quadlet read request to 1394 offset FFFF F000 0400h through offset FFFF F000 07FFh is
received, then the low-order 10 bits of the offset are added to this register to determine the host
memory address of the read request. The default value for this field is all 0s.
9-0
RSVD
R
Reserved. Bits 9-0 return 00 0000 0000b when read.
8.13 Posted Write Address Low Register
The posted write address low register communicates error information if a write request is posted and an
error occurs while the posted data packet is being written. See Table 8-9 for a complete description of the
register contents.
OHCI register offset:
Register type:
38h
Read/Update
XXXX XXXXh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
130
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 8-9. Posted Write Address Low Register Description
BIT
FIELD NAME
offsetLo
TYPE
DESCRIPTION
31-0
RU
The lower 32 bits of the 1394 destination offset of the write request that failed.
8.14 Posted Write Address High Register
The posted write address high register communicates error information if a write request is posted and an
error occurs while writing the posted data packet. See Table 8-10 for a complete description of the register
contents.
OHCI register offset:
Register type:
3Ch
Read/Update
XXXX XXXXh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 8-10. Posted Write Address High Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31-16
sourceID
RU
This field is the 10-bit bus number (bits 31-22) and 6-bit node number (bits 21-16) of the node
that issued the write request that failed.
15-0
offsetHi
RU
The upper 16 bits of the 1394 destination offset of the write request that failed.
8.15 Vendor ID Register
The vendor ID register holds the company ID of an organization that specifies any vendor-unique
registers. The controller implements Texas Instruments unique behavior with regards to OHCI. Thus, this
register is read-only and returns 0x08 0028h when read.
OHCI register offset:
Register type:
40h
Read-only
0x08 0028h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
x
x
1
0
0
0
0
1
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
0
8.16 Host Controller Control Register
The host controller control set/clear register pair provides flags for controlling the controller. See
Table 8-11 for a complete description of the register contents.
OHCI register offset:
50h set register
54h clear register
Register type:
Default value:
Read/Set/Clear/Update, Read/Set/Clear, Read/Clear, Read-only
0080 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
131
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-11. Host Controller Control Register Description
BIT
FIELD NAME
BIBimageValid
TYPE
DESCRIPTION
31
RSU
When bit 31 is set to 1b, the physical response unit is enabled to respond to block read
requests to host configuration ROM and to the mechanism for atomically updating
configuration ROM. Software creates a valid image of the bus_info_block in host
configuration ROM before setting this bit.
When this bit is cleared, the controller returns ack_type_error on block read requests to host
configuration ROM. Also, when this bit is cleared and a 1394 bus reset occurs, the
configuration ROM mapping register at OHCI offset 34h (see Section 8.12), configuration
ROM header register at OHCI offset 18h (see Section 8.7), and bus options register at OHCI
offset 20h (see Section 8.9) are not updated.
Software can set this bit only when bit 17 (linkEnable) is 0b. Once bit 31 is set to 1b, it can
be cleared by a system (hardware) reset, a software reset, or if a fetch error occurs when
the controller loads bus_info_block registers from host memory.
30
29
noByteSwapData
ack_Tardy_enable
RSC
RSC
Bit 30 controls whether physical accesses to locations outside the controller itself, as well as
any other DMA data accesses are byte swapped.
Bit 29 controls the acknowledgement of ack_tardy. When bit 29 is set to 1b, ack_tardy may
be returned as an acknowledgment to accesses from the 1394 bus to the controller,
including accesses to the bus_info_block. The controller returns ack_tardy to all other
asynchronous packets addressed to the node. When the controller sends ack_tardy, bit 27
(ack_tardy) in the interrupt event register at OHCI offset 80h/84h (see Section 8.21) is set to
1b to indicate the attempted asynchronous access.
Software ensures that bit 27 (ack_tardy) in the interrupt event register is 0b. Software also
unmasks wake-up interrupt events such as bit 19 (phy) and bit 27 (ack_tardy) in the interrupt
event register before placing the controller into the D1 power mode.
Software must not set this bit if the node is the 1394 bus manager.
Reserved. Bits 28-24 return 00000b when read.
28-24 RSVD
23(1)
programPhyEnable
R
RC
Bit 23 informs upper-level software that lower-level software has consistently configured the
IEEE 1394a-2000 enhancements in the link and PHY layers. When this bit is 1b, generic
software such as the OHCI driver is responsible for configuring IEEE 1394a-2000
enhancements in the PHY layer and bit 22 (aPhyEnhanceEnable). When this bit is 0b, the
generic software may not modify the IEEE 1394a-2000 enhancements in the PHY layer and
cannot interpret the setting of bit 22 (aPhyEnhanceEnable). This bit is initialized from serial
EEPROM.
22
aPhyEnhanceEnable
RSC
When bits 23 (programPhyEnable) and 17 (linkEnable) are 11b, the OHCI driver can set bit
22 to 1b to use all IEEE 1394a-2000 enhancements. When bit 23 (programPhyEnable) is
cleared to 0b, the software does not change PHY enhancements or this bit.
21-20 RSVD
R
Reserved. Bits 21 and 20 return 00b when read.
19
LPS
RSC
Bit 19 controls the link power status. Software must set this bit to 1b to permit the link-PHY
communication. A 0b prevents link-PHY communication.
The OHCI-link is divided into two clock domains (PCLK and PHY_SCLK). If software tries to
access any register in the PHY_SCLK domain while the PHY_SCLK is disabled, then a
target abort is issued by the link. This problem can be avoided by setting bit 4
(DIS_TGT_ABT) to 1b in the PCI miscellaneous configuration register at offset F0h in the
PCI configuration space (see Section 7.21). This allows the link to respond to these types of
request by returning all Fs (hex).
OHCI registers at offsets DCh-F0h and 100h-11Ch are in the PHY_SCLK domain.
After setting LPS, software must wait approximately 10 ms before attempting to access any
of the OHCI registers. This gives the PHY_SCLK time to stabilize.
18
17
postedWriteEnable
linkEnable
RSC
RSC
Bit 18 enables (1) or disables (0) posted writes. Software changes this bit only when bit 17
(linkEnable) is 0b.
Bit 17 is cleared to 0b by either a system (hardware) or software reset. Software must set
this bit to 1b when the system is ready to begin operation and then force a bus reset. This
bit is necessary to keep other nodes from sending transactions before the local system is
ready. When this bit is cleared, the controller is logically and immediately disconnected from
the 1394 bus, no packets are received or processed, nor are packets transmitted.
(1) This bit is reset by a PCI Express reset (PERST)or a Fundamental Reset (FRST).
132 1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 8-11. Host Controller Control Register Description (continued)
BIT
FIELD NAME
SoftReset
TYPE
DESCRIPTION
16
RSCU
When bit 16 is set to 1b, all states are reset, all FIFOs are flushed, and all OHCI registers
are set to their system (hardware) reset values, unless otherwise specified. PCI registers are
not affected by this bit. This bit remains set to 1b while the software reset is in progress and
reverts back to 0b when the reset has completed.
15-0
RSVD
R
Reserved. Bits 15-0 return 0000h when read.
8.17 Self-ID Buffer Pointer Register
The self-ID buffer pointer register points to the 2K-byte aligned base address of the buffer in host memory
where the self-ID packets are stored during bus initialization. Bits 31-11 are read/write accessible. Bits
10-0 are reserved, and return 000 0000 0000b when read.
OHCI register offset:
Register type:
64h
Read/Write, Read-only
XXXX XX00h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
8.18 Self-ID Count Register
The self-ID count register keeps a count of the number of times the bus self-ID process has occurred,
flags self-ID packet errors, and keeps a count of the self-ID data in the self-ID buffer. See Table 8-12 for a
complete description of the register contents.
OHCI register offset:
Register type:
68h
Read/Update, Read-only
X0XX 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
0
0
0
0
0
0
0
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-12. Self-ID Count Register Description
BIT
FIELD NAME
TYPE
Description
31
selfIDError
RU
When bit 31 is set to 1b, an error was detected during the most recent self-ID packet
reception. The contents of the self-ID buffer are undefined. This bit is cleared after a
self-ID reception in which no errors are detected. Note that an error can be a hardware
error or a host bus write error.
30-24
23-16
RSVD
R
Reserved. Bits 30-24 return 000 0000b when read.
selfIDGeneration
RU
The value in this field increments each time a bus reset is detected. This field rolls over to
0 after reaching 255.
15-11
10-2
RSVD
R
Reserved. Bits 15-11 return 00000b when read.
selfIDSize
RU
This field indicates the number of quadlets that have been written into the self-ID buffer for
the current bits 23-16 (selfIDGeneration field). This includes the header quadlet and the
self-ID data. This field is cleared to 0 0000 0000b when the self-ID reception begins.
1-0
RSVD
R
Reserved. Bits 1 and 0 return 00b when read.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
133
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.19 Isochronous Receive Channel Mask High Register
The isochronous receive channel mask high set/clear register enables packet receives from the upper 32
isochronous data channels. A read from either the set or clear register returns the content of the
isochronous receive channel mask high register. See Table 8-13 for a complete description of the register
contents.
OHCI register offset:
70h set register
74h clear register
Register type:
Default value:
Read/Set/Clear
XXXX XXXXh
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 8-13. Isochronous Receive Channel Mask High Register Description
BIT
FIELD NAME
TYPE
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
DESCRIPTION
31 isoChannel63
30 isoChannel62
29 isoChannel61
28 isoChannel60
27 isoChannel59
26 isoChannel58
25 isoChannel57
24 isoChannel56
23 isoChannel55
22 isoChannel54
21 isoChannel53
20 isoChannel52
19 isoChannel51
18 isoChannel50
17 isoChannel49
16 isoChannel48
15 isoChannel47
14 isoChannel46
13 isoChannel45
12 isoChannel44
11 isoChannel43
10 isoChannel42
When bit 31 is set to 1b, the controller is enabled to receive from isochronous channel number 63.
When bit 30 is set to 1b, the controller is enabled to receive from isochronous channel number 62.
When bit 29 is set to 1b, the controller is enabled to receive from isochronous channel number 61.
When bit 28 is set to 1b, the controller is enabled to receive from isochronous channel number 60.
When bit 27 is set to 1b, the controller is enabled to receive from isochronous channel number 59.
When bit 26 is set to 1b, the controller is enabled to receive from isochronous channel number 58.
When bit 25 is set to 1b, the controller is enabled to receive from isochronous channel number 57.
When bit 24 is set to 1b, the controller is enabled to receive from isochronous channel number 56.
When bit 23 is set to 1b, the controller is enabled to receive from isochronous channel number 55.
When bit 22 is set to 1b, the controller is enabled to receive from isochronous channel number 54.
When bit 21 is set to 1b, the controller is enabled to receive from isochronous channel number 53.
When bit 20 is set to 1b, the controller is enabled to receive from isochronous channel number 52.
When bit 19 is set to 1b, the controller is enabled to receive from isochronous channel number 51.
When bit 18 is set to 1b, the controller is enabled to receive from isochronous channel number 50.
When bit 17 is set to 1b, the controller is enabled to receive from isochronous channel number 49.
When bit 16 is set to 1b, the controller is enabled to receive from isochronous channel number 48.
When bit 15 is set to 1b, the controller is enabled to receive from isochronous channel number 47.
When bit 14 is set to 1b, the controller is enabled to receive from isochronous channel number 46.
When bit 13 is set to 1b, the controller is enabled to receive from isochronous channel number 45.
When bit 12 is set to 1b, the controller is enabled to receive from isochronous channel number 44.
When bit 11 is set to 1b, the controller is enabled to receive from isochronous channel number 43.
When bit 10 is set to 1b, the controller is enabled to receive from isochronous channel number 42.
When bit 9 is set to 1b, the controller is enabled to receive from isochronous channel number 41.
When bit 8 is set to 1b, the controller is enabled to receive from isochronous channel number 40.
When bit 7 is set to 1b, the controller is enabled to receive from isochronous channel number 39.
When bit 6 is set to 1b, the controller is enabled to receive from isochronous channel number 38.
When bit 5 is set to 1b, the controller is enabled to receive from isochronous channel number 37.
When bit 4 is set to 1b, the controller is enabled to receive from isochronous channel number 36.
When bit 3 is set to 1b, the controller is enabled to receive from isochronous channel number 35.
When bit 2 is set to 1b, the controller is enabled to receive from isochronous channel number 34.
When bit 1 is set to 1b, the controller is enabled to receive from isochronous channel number 33.
When bit 0 is set to 1b, the controller is enabled to receive from isochronous channel number 32.
9
8
7
6
5
4
3
2
1
0
isoChannel41
isoChannel40
isoChannel39
isoChannel38
isoChannel37
isoChannel36
isoChannel35
isoChannel34
isoChannel33
isoChannel32
134
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.20 Isochronous Receive Channel Mask Low Register
The isochronous receive channel mask low set/clear register enables packet receives from the lower 32
isochronous data channels. See Table 8-14 for a complete description of the register contents.
OHCI register offset:
78h set register
7Ch clear register
Register type:
Default value:
Read/Set/Clear
XXXX XXXXh
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 8-14. Isochronous Receive Channel Mask Low Register Description
BIT
FIELD NAME
TYPE
RSC
RSC
RSC
Description
31
30
isoChannel31
isoChannel30
When bit 31 is set to 1b, the controller is enabled to receive from isochronous channel number 31.
When bit 30 is set to 1b, the controller is enabled to receive from isochronous channel number 30.
29-2 isoChanneln
Bits 29 through 2 (isoChanneln, where n = 29, 28, 27, ..., 2) follow the same pattern as bits 31 and
30.
1
0
isoChannel1
isoChannel0
RSC
RSC
When bit 1 is set to 1b, the controller is enabled to receive from isochronous channel number 1.
When bit 0 is set to 1b, the controller is enabled to receive from isochronous channel number 0.
8.21 Interrupt Event Register
The interrupt event set/clear register reflects the state of the various interrupt sources. The interrupt bits
are set to 1b by an asserting edge of the corresponding interrupt signal or by writing a 1b in the
corresponding bit in the set register. The only mechanism to clear a bit in this register is to write a 1b to
the corresponding bit in the clear register.
This register is fully compliant with the 1394 Open Host Controller Interface Specification, and the
controller adds a vendor-specific interrupt function to bit 30. When the interrupt event register is read, the
return value is the bit-wise AND function of the interrupt event and interrupt mask registers. See
Table 8-15 for a complete description of the register contents.
OHCI register offset:
80h set register
84h clear register [returns the content of the interrupt event register
bit-wise ANDed with the interrupt mask register when read]
Register type:
Default value:
Read/Set/Clear/Update, Read/Set/Clear, Read/Update, Read-only
XXXX 0XXXh
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
X
0
0
0
X
X
X
X
X
X
X
X
0
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
X
X
X
X
X
X
X
X
X
X
Table 8-15. Interrupt Event Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
30
RSVD
R
Reserved. Bit 31returns 0b when read.
vendorSpecific
RSC
This vendor-specific interrupt event is reported when either of the general-purpose interrupts
are asserted. The general-purpose interrupts are enabled by setting the corresponding bits
INT_3EN and INT_2EN (bits 31 and 23, respectively) to 1 in the GPIO control register at offset
FCh in the PCI configuration space
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
135
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 8-15. Interrupt Event Register Description (continued)
BIT
29
FIELD NAME
SoftInterrupt
TYPE
RSC
R
DESCRIPTION
Bit 29 is used by software to generate an interrupt for its own use.
Reserved. Bit 28 returns 0b when read.
28
RSVD
27
ack_tardy
RSCU Bit 27 is set to 1b when bit 29 (AckTardyEnable) in the host controller control register at OHCI
offset 50h/54h (see Section 3.3.2) is set to 1b and any of the following conditions occur:
a. Data is present in a receive FIFO that is to be delivered to the host.
b. The physical response unit is busy processing requests or sending responses.
c. The controller sent an ack_tardy acknowledgment.
26
25
phyRegRcvd
cycleTooLong
RSCU The controller has received a PHY register data byte which can be read from bits 23-16 in the
PHY layer control register at OHCI offset ECh (see Section 8.33).
RSCU If bit 21 (cycleMaster) in the link control register at OHCI offset E0h/E4h (see Section 8.30) is
set to 1b, then this indicates that over 125 µs has elapsed between the start of sending a
cycle start packet and the end of a subaction gap. Bit 21 (cycleMaster) in the link control
register is cleared by this event.
24
unrecoverableError
RSCU This event occurs when the controller encounters any error that forces it to stop operations on
any or all of its subunits, for example, when a DMA context sets its dead bit to 1b. While bit 24
is set to 1b, all normal interrupts for the context(s) that caused this interrupt are blocked from
being set to 1b.
23
22
cycleInconsistent
cycleLost
RSCU A cycle start was received that had values for the cycleSeconds and cycleCount fields that are
different from the values in bits 31-25 (cycleSeconds field) and bits 24-12 (cycleCount field) in
the isochronous cycle timer register at OHCI offset F0h (see Section 8.34).
RSCU A lost cycle is indicated when no cycle_start packet is sent or received between two
successive cycleSynch events. A lost cycle can be predicted when a cycle_start packet does
not immediately follow the first subaction gap after the cycleSynch event or if an arbitration
reset gap is detected after a cycleSynch event without an intervening cycle start. Bit 22 may
be set to 1b either when a lost cycle occurs or when logic predicts that one will occur.
21
20
cycle64Seconds
cycleSynch
RSCU Indicates that the seventh bit of the cycle second counter has changed.
RSCU Indicates that a new isochronous cycle has started. Bit 20 is set to 1b when the low-order bit
of the cycle count toggles.
19
18
phy
RSCU Indicates that the PHY layer requests an interrupt through a status transfer.
regAccessFail
RSCU Indicates that a register access has failed due to a missing SCLK clock signal from the PHY
layer. When a register access fails, bit 18 is set to 1b before the next register access.
17
16
busReset
RSCU Indicates that the PHY layer has entered bus reset mode.
selfIDcomplete
RSCU A self-ID packet stream has been received. It is generated at the end of the bus initialization
process. Bit 16 is turned off simultaneously when bit 17 (busReset) is turned on.
15
selfIDcomplete2
RSCU Secondary indication of the end of a self-ID packet stream. Bit 15 is set to 1b by the controller
when it sets bit 16 (selfIDcomplete), and retains the state, independent of bit 17 (busReset).
14-10 RSVD
R
Reserved. Bits 14-10 return 00000b when read.
9
8
7
lockRespErr
RSCU Indicates that the controller sent a lock response for a lock request to a serial bus register, but
did not receive an ack_complete.
postedWriteErr
isochRx
RSCU Indicates that a host bus error occurred while the controller was trying to write a 1394 write
request, which had already been given an ack_complete, into system memory.
RU
Isochronous receive DMA interrupt. Indicates that one or more isochronous receive contexts
have generated an interrupt. This is not a latched event; it is the logical OR of all bits in the
isochronous receive interrupt event register at OHCI offset A0h/A4h (see Section 8.25) and
isochronous receive interrupt mask register at OHCI offset A8h/ACh (see Section 8.26). The
isochronous receive interrupt event register indicates which contexts have been interrupted.
6
isochTx
RU
Isochronous transmit DMA interrupt. Indicates that one or more isochronous transmit contexts
have generated an interrupt. This is not a latched event; it is the logical OR of all bits in the
isochronous transmit interrupt event register at OHCI offset 90h/94h (see Section 8.23) and
isochronous transmit interrupt mask register at OHCI offset 98h/9Ch (see Section 8.24). The
isochronous transmit interrupt event register indicates which contexts have been interrupted.
5
4
3
RSPkt
RQPkt
ARRS
RSCU Indicates that a packet was sent to an asynchronous receive response context buffer and the
descriptor xferStatus and resCount fields have been updated.
RSCU Indicates that a packet was sent to an asynchronous receive request context buffer and the
descriptor xferStatus and resCount fields have been updated.
RSCU Asynchronous receive response DMA interrupt. Bit 3 is conditionally set to 1b upon completion
of an ARRS DMA context command descriptor.
136
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 8-15. Interrupt Event Register Description (continued)
BIT
FIELD NAME
ARRQ
TYPE
DESCRIPTION
2
RSCU Asynchronous receive request DMA interrupt. Bit 2 is conditionally set to 1b upon completion
of an ARRQ DMA context command descriptor.
1
0
respTxComplete
reqTxCompleter
RSCU Asynchronous response transmit DMA interrupt. Bit 1 is conditionally set to 1b upon
completion of an ATRS DMA command.
RSCU Asynchronous request transmit DMA interrupt. Bit 0 is conditionally set to 1b upon completion
of an ATRQ DMA command.
8.22 Interrupt Mask Register
The interrupt mask set/clear register enables the various interrupt sources. Reads from either the set
register or the clear register always return the contents of the interrupt mask register. In all cases except
masterIntEnable (bit 31) and vendorSpecific (bit 30), the enables for each interrupt event align with the
interrupt event register bits detailed in Table 8-15.
This register is fully compliant with the 1394 Open Host Controller Interface Specification and the
controller adds an interrupt function to bit 30. See Table 8-16 for a complete description of bits 31 and 30.
OHCI register offset:
88h set register
8Ch clear register
Register type:
Default value:
Read/Set/Clear/Update, Read/Set/Clear, Read/Update, Read-only
XXXX 0XXXh
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
0
0
0
X
X
X
X
X
X
X
X
0
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
X
X
X
X
X
X
X
X
X
X
Table 8-16. Interrupt Mask Register Description
BIT
FIELD NAME
TYPE
Description
31
30
29
masterIntEnable
VendorSpecific
SoftInterrupt
RSCU Master interrupt enable. If bit 31 is set to 1b, then external interrupts are generated in
accordance with the interrupt mask register. If this bit is cleared, then external interrupts are
not generated regardless of the interrupt mask register settings.
RSC
RSC
When this bit and bit 30 (vendorSpecific) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this vendor-specific interrupt mask enables interrupt
generation.
When this bit and bit 29 (SoftInterrupt) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this soft-interrupt mask enables interrupt generation.
28
27
RSVD
R
Reserved. Bit 28 returns 0b when read.
ack_tardy
RSC
When this bit and bit 27 (ack_tardy) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this acknowledge-tardy interrupt mask enables interrupt
generation.
26
25
24
23
22
phyRegRcvd
RSC
RSC
RSC
RSC
RSC
When this bit and bit 26 (phyRegRcvd) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this PHY-register interrupt mask enables interrupt
generation.
cycleTooLong
unrecoverableError
cycleInconsistent
cycleLost
When this bit and bit 25 (cycleTooLong) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this cycle-too-long interrupt mask enables interrupt
generation.
When this bit and bit 24 (unrecoverableError) in the interrupt event register at OHCI offset
80h/84h (see Section 8.21) are set to 11b, this unrecoverable-error interrupt mask enables
interrupt generation.
When this bit and bit 23 (cycleInconsistent) in the interrupt event register at OHCI offset
80h/84h (see Section 8.21) are set to 11b, this inconsistent-cycle interrupt mask enables
interrupt generation.
When this bit and bit 22 (cycleLost) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this lost-cycle interrupt mask enables interrupt generation.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
137
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 8-16. Interrupt Mask Register Description (continued)
BIT
FIELD NAME
TYPE
Description
21
cycle64Seconds
RSC
When this bit and bit 21 (cycle64Seconds) in the interrupt event register at OHCI offset
80h/84h (see Section 8.21) are set to 11b, this 64-second-cycle interrupt mask enables
interrupt generation.
20
19
18
cycleSynch
phy
RSC
RSC
RSC
When this bit and bit 20 (cycleSynch) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this isochronous-cycle interrupt mask enables interrupt
generation.
When this bit and bit 19 (phy) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this PHY-status-transfer interrupt mask enables interrupt
generation.
regAccessFail
When this bit and bit 18 (regAccessFail) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this register-access-failed interrupt mask enables interrupt
generation.
17
16
busReset
RSC
RSC
When this bit and bit 17 (busReset) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this bus-reset interrupt mask enables interrupt generation.
selfIDcomplete
When this bit and bit 16 (selfIDcomplete) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this self-ID-complete interrupt mask enables interrupt
generation.
15
selfIDcomplete2
RSC
When this bit and bit 15 (selfIDcomplete2) in the interrupt event register at OHCI offset
80h/84h (see Section 8.21) are set to 11b, this second-self-ID-complete interrupt mask
enables interrupt generation.
14-10 RSVD
lockRespErr
R
Reserved. Bits 14-10 return 00000b when read.
9
8
7
6
5
4
3
2
1
0
RSC
When this bit and bit 9 (lockRespErr) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this lock-response-error interrupt mask enables interrupt
generation.
postedWriteErr
isochRx
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
When this bit and bit 8 (postedWriteErr) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this posted-write-error interrupt mask enables interrupt
generation.
When this bit and bit 7 (isochRx) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this isochronous-receive-DMA interrupt mask enables interrupt
generation.
isochTx
When this bit and bit 6 (isochTx) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this isochronous-transmit-DMA interrupt mask enables interrupt
generation.
RSPkt
When this bit and bit 5 (RSPkt) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this receive-response-packet interrupt mask enables interrupt
generation.
RQPkt
When this bit and bit 4 (RQPkt) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this receive-request-packet interrupt mask enables interrupt
generation.
ARRS
When this bit and bit 3 (ARRS) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this asynchronous-receive-response-DMA interrupt mask enables
interrupt generation.
ARRQ
When this bit and bit 2 (ARRQ) in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21) are set to 11b, this asynchronous-receive-request-DMA interrupt mask enables
interrupt generation.
respTxComplete
reqTxComplete
When this bit and bit 1 (respTxComplete) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this response-transmit-complete interrupt mask enables
interrupt generation.
When this bit and bit 0 (reqTxComplete) in the interrupt event register at OHCI offset 80h/84h
(see Section 8.21) are set to 11b, this request-transmit-complete interrupt mask enables
interrupt generation.
138
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.23 Isochronous Transmit Interrupt Event Register
The isochronous transmit interrupt event set/clear register reflects the interrupt state of the isochronous
transmit contexts. An interrupt is generated on behalf of an isochronous transmit context if an
OUTPUT_LAST* command completes and its interrupt bits are set to 1. Upon determining that the
isochTx (bit 6) interrupt has occurred in the interrupt event register at OHCI offset 80h/84h (see
Section 8.21), software can check this register to determine which context( caused the interrupt. The
interrupt bits are set to 1 by an asserting edge of the corresponding interrupt signal, or by writing a 1b in
the corresponding bit in the set register. The only mechanism to clear a bit in this register is to write a 1b
to the corresponding bit in the clear register. See Table 8-17 for a complete description of the register
contents.
OHCI register offset: 90h set register
94h clear register [returns the contents of the isochronous transmit interrupt
event register bit-wise ANDed with the isochronous transmit interrupt mask
register when read]
Register type:
Default value:
Read/Set/Clear, Read-only
0000 00XXh
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
X
X
X
X
X
X
X
X
Table 8-17. Isochronous Transmit Interrupt Event Register Description
BIT
FIELD NAME
RSVD
TYPE
R
DESCRIPTION
Reserved. Bits 31-8 return 0000h when read.
31-8
7
isoXmit7
isoXmit6
isoXmit5
isoXmit4
isoXmit3
isoXmit2
isoXmit1
isoXmit0
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
Isochronous transmit context 7 caused the interrupt event register bit 6 (isochTx) interrupt.
Isochronous transmit context 6 caused the interrupt event register bit 6 (isochTx) interrupt.
Isochronous transmit context 5 caused the interrupt event register bit 6 (isochTx) interrupt.
Isochronous transmit context 4 caused the interrupt event register bit 6 (isochTx) interrupt.
Isochronous transmit context 3 caused the interrupt event register bit 6 (isochTx) interrupt.
Isochronous transmit context 2 caused the interrupt event register bit 6 (isochTx) interrupt.
Isochronous transmit context 1 caused the interrupt event register bit 6 (isochTx) interrupt.
Isochronous transmit context 0 caused the interrupt event register bit 6 (isochTx) interrupt.
6
5
4
3
2
1
0
8.24 Isochronous Transmit Interrupt Mask Register
The isochronous transmit interrupt mask set/clear register enables the isochTx interrupt source on a
per-channel basis. Reads from either the set register or the clear register always return the contents of the
isochronous transmit interrupt mask register. In all cases the enables for each interrupt event align with
the isochronous transmit interrupt event register bits detailed in Table 8-17.
OHCI register offset:
98h set register
9Ch clear register
Register type:
Default value:
Read/Set/Clear, Read-only
0000 00XX
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
139
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
X
X
X
X
X
X
X
X
8.25 Isochronous Receive Interrupt Event Register
The isochronous receive interrupt event set/clear register reflects the interrupt state of the isochronous
receive contexts. An interrupt is generated on behalf of an isochronous receive context if an INPUT_*
command completes and its interrupt bits are set to 1. Upon determining that the isochRx (bit 7) interrupt
in the interrupt event register at OHCI offset 80h/84h (see Section 8.21) has occurred, software can check
this register to determine which context(s) caused the interrupt. The interrupt bits are set to 1 by an
asserting edge of the corresponding interrupt signal or by writing a 1b in the corresponding bit in the set
register. The only mechanism to clear a bit in this register is to write a 1b to the corresponding bit in the
clear register. See Table 8-18 for a complete description of the register contents.
OHCI register offset: A0h set register
A4h clear register [returns the contents of isochronous receive interrupt
event register bit-wise ANDed with the isochronous receive mask
register when read]
Register type:
Default value:
Read/Set/Clear, Read-only
0000 000Xh
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
X
X
X
X
Table 8-18. Isochronous Receive Interrupt Event Register Description
BIT
FIELD NAME
TYPE
R
Description
Reserved. Bits 31-4 return 000 0000h when read.
31-4
RSVD
3
2
1
0
isoRecv3
isoRecv2
isoRecv1
isoRecv0
RSC
RSC
RSC
RSC
Isochronous receive channel 3 caused the interrupt event register bit 7 (isochRx) interrupt.
Isochronous receive channel 2 caused the interrupt event register bit 7 (isochRx) interrupt.
Isochronous receive channel 1 caused the interrupt event register bit 7 (isochRx) interrupt.
Isochronous receive channel 0 caused the interrupt event register bit 7 (isochRx) interrupt.
8.26 Isochronous Receive Interrupt Mask Register
The isochronous receive interrupt mask set/clear register enables the isochRx interrupt source on a
per-channel basis. Reads from either the set register or the clear register always return the contents of the
isochronous receive interrupt mask register. In all cases the enables for each interrupt event align with the
isochronous receive interrupt event register bits detailed in Table 8-18.
OHCI register offset:
A8h set register
ACh clear register
Register type:
Default value:
Read/Set/Clear, Read-only
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
140
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.27 Initial Bandwidth Available Register
The initial bandwidth available register value is loaded into the corresponding bus management CSR
register on a system (hardware) or software reset. See Table 8-19 for a complete description of the
register contents.
OHCI register offset:
Register type:
B0h
Read-only, Read/Write
0000 1333h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
0
1
1
0
0
1
1
0
0
1
1
Table 8-19. Initial Bandwidth Available Register Description
BIT
31-13 RSVD
12-0 InitBWAvailable
FIELD NAME
TYPE
R
DESCRIPTION
Reserved. Bits 31-13 return 000 0000 0000 0000 0000b when read.
RW
This field is reset to 1333h on a system (hardware) or software reset, and is not affected by a
1394 bus reset. The value of this field is loaded into the BANDWIDTH_AVAILABLE CSR
register upon a GRST, PERST, PRST, or a 1394 bus reset.
8.28 Initial Channels Available High Register
The initial channels available high register value is loaded into the corresponding bus management CSR
register on a system (hardware) or software reset. See Table 8-20 for a complete description of the
register contents.
OHCI register offset:
Register type:
B4h
Read/Write
FFFF FFFFh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Table 8-20. Initial Channels Available High Registr Description
BIT
31-0
FIELD NAME
TYPE
Description
InitChanAvailHi
RW
This field is reset to FFFF_FFFFh on a system (hardware) or software reset, and is not affected by
a 1394 bus reset. The value of this field is loaded into the CHANNELS_AVAILABLE_HI CSR
register upon a GRST, PERST, PRST, or a 1394 bus reset.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
141
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.29 Initial Channels Available Low Register
The initial channels available low register value is loaded into the corresponding bus management CSR
register on a system (hardware) or software reset. See Table 8-21 for complete description of the register
contents.
OHCI register offset:
Register type:
B8h
Read/Write
FFFF FFFFh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Table 8-21. Initial Channels Available Low Register Description
BIT
31-0
FIELD NAME
TYPE
DESCRIPTION
InitChanAvailLo
RW
This field is reset to FFFF_FFFFh on a system (hardware) or software reset, and is not affected by
a 1394 bus reset. The value of this field is loaded into the CHANNELS_AVAILABLE_LO CSR
register upon a GRST, PRST, PRST, or a 1394 bus reset.
142
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.30 Fairness Control Register
The fairness control register provides a mechanism by which software can direct the host controller to
transmit multiple asynchronous requests during a fairness interval. See Table 8-22 for a complete
description of the register contents.
OHCI register offset:
Register type:
DCh
Read-only, Read/Write
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-22. Fairness Control Registre Description
BIT
FIELD NAME
TYPE
R
DESCRIPTION
31-8
7-0
RSVD
Reserved. Bits 31-8 return 00 0000h when read.
pri_req
RW
This field specifies the maximum number of priority arbitration requests for asynchronous request
packets that the link is permitted to make of the PHY layer during a fairness interval. The default
value for this field is 00h.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
143
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.31 Link Control Register
The link control set/clear register provides the control flags that enable and configure the link core protocol
portions of the controller. It contains controls for the receiver and cycle timer. See Table 8-23 for a
complete description of the register contents.
OHCI register offset:
E0h set register
E4h clear register
Register type:
Default value:
Read/Set/Clear/Update, Read/Set/Clear, Read-only
00X0 0X00h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
X
X
X
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
X
X
0
0
0
0
0
0
0
0
0
Table 8-23. Link Control Register Description
BIT
FIELD NAME
TYPE
R
DESCRIPTION
31-23 RSVD
Reserved. Bits 31-23 return 0 0000 0000b when read.
22
21
cycleSource
RSC
When bit 22 is set to 1b, the cycle timer uses an external source (CYCLEIN) to determine when to
roll over the cycle timer. When this bit is cleared, the cycle timer rolls over when the timer reaches
3072 cycles of the 24.576-MHz clock (125 µs).
cycleMaster
RSCU When bit 21 is set to 1b, and the controller is root, it generates a cycle start packet every time the
cycle timer rolls over, based on the setting of bit 22 (cycleSource). When the controller is not root,
regardless of the setting of bit 21, the controller accepts received cycle start packets to maintain
synchronization with the node which is sending them. Bit 21 is automatically cleared when bit 25
(cycleTooLong) in the interrupt event register at OHCI offset 80h/84h (see Section 8.21) is set to
1b. Bit 21 cannot be set to 1b until bit 25 (cycleTooLong) is cleared.
20
CycleTimerEnable
RSC
When bit 20 is set to 1b, the cycle timer offset counts cycles of the 24.576-MHz clock and rolls
over at the appropriate time, based on the settings of the above bits. When this bit is cleared, the
cycle timer offset does not count.
19-11 RSVD
R
Reserved. Bits 19-11 return 0 0000 0000b when read.
10
RcvPhyPkt
RSC
When bit 10 is set to 1b, the receiver accepts incoming PHY packets into the AR request context
if the AR request context is enabled. This bit does not control receipt of self-identification packets.
9
RcvSelfID
RSC
When bit 9 is set to 1b, the receiver accepts incoming self-identification packets. Before setting
this bit to 1b, software must ensure that the self-ID buffer pointer register contains a valid address.
8-7
6(1)
RSVD
R
Reserved. Bits 8 and 7 return 00b when read.
tag1SyncFilterLock
RS
When bit 6 is set to 1b, bit 6 (tag1SyncFilter) in the isochronous receive context match register
(see Section 8.46) is set to 1b for all isochronous receive contexts. When bit 6 is cleared, bit 6
(tag1SyncFilter) in the isochronous receive context match register has read/write access.
5-0
RSVD
R
Reserved. Bits 5-0 return 00 0000b when read.
(1) This bit is reset by a PCI Express reset (PERST)or a Fundamental Reset (FRST).
144
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.32 Node Identification Register
The node identification register contains the address of the node on which the OHCI-Lynx. chip resides,
and indicates the valid node number status. The 16-bit combination of the busNumber field (bits 15-6) and
the NodeNumber field (bits 5-0) is referred to as the node ID. See Table 8-24 for a complete description of
the register contents.
OHCI register offset:
Register type:
E8h
Read/Write/Update, Read/Update, Read-only
0000 FFXXh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
1
1
1
1
1
1
1
1
1
X
X
X
X
X
X
Table 8-24. Node Identification Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
IDValid
RU
Bit 31 indicates whether or not the controller has a valid node number. It is cleared when a 1394 bus
reset is detected and set to 1b when the controller receives a new node number from its PHY layer.
30
root
RU
R
Bit 30 is set to 1b during the bus reset process if the attached PHY layer is root.
Reserved. Bits 29 and 28 return 00b when read.
29-28 RSVD
27 CPS
26-16 RSVD
RU
R
Bit 27 is set to 1b if the PHY layer is reporting that cable power status is OK.
Reserved. Bits 26-16 return 000 0000 0000b when read.
15-6
busNumber
RWU This field identifies the specific 1394 bus the controller belongs to when multiple 1394-compatible
buses are connected via a bridge. The default value for this field is all 1s.
5-0
NodeNumber
RU
This field is the physical node number established by the PHY layer during self-identification. It is
automatically set to the value received from the PHY layer after the self-identification phase. If the
PHY layer sets the nodeNumber to 63, then software must not set bit 15 (run) in the asynchronous
context control register (see Section 8.40) for either of the AT DMA contexts.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
145
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.33 PHY Layer Control Register
The PHY layer control register reads from or writes to a PHY register. See Table 8-25 for a complete
description of the register contents.
OHCI register offset:
Register type:
ECh
Read/Write/Update, Read/Write, Read/Update, Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-25. PHY Control Register Description
BIT
31
FIELD NAME
rdDone
TYPE
DESCRIPTION
RU
Bit 31 is cleared to 0b by the controller when either bit 15 (rdReg) or bit 14 (wrReg) is set to 1b. This
bit is set to 1b when a register transfer is received from the PHY layer.
30-28 RSVD
27-24 rdAddr
23-16 rdData
R
Reserved. Bits 30-28 return 000b when read.
RU
RU
This field is the address of the register most recently received from the PHY layer.
This field is the contents of a PHY register that has been read.
15
rdReg
RWU Bit 15 is set to 1b by software to initiate a read request to a PHY register, and is cleared by hardware
when the request has been sent. Bits 14 (wrReg) and 15 (rdReg) must not both be set to 1b
simultaneously.
14
wrReg
RWU Bit 14 is set to 1b by software to initiate a write request to a PHY register, and is cleared by hardware
when the request has been sent. Bits 14 (wrReg) and 15 (rdReg) must not both be set to 1b
simultaneously.
13-12 RSVD
R
Reserved. Bits 13 and 12 return 00b when read.
11.8
7.0
regAddr
wrData
RW
RW
This field is the address of the PHY register to be written or read. The default value for this field is 0h.
This field is the data to be written to a PHY register and is ignored for reads. The default value for
this field is 00h.
146
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.34 Isochronous Cycle Timer Register
The isochronous cycle timer register indicates the current cycle number and offset. When the controller is
cycle master, this register is transmitted with the cycle start message. When the controller is not cycle
master, this register is loaded with the data field in an incoming cycle start. In the event that the cycle start
message is not received, the fields can continue incrementing on their own (if programmed) to maintain a
local time reference. See Table 8-26 for a complete description of the register contents.
OHCI register offset:
Register type:
F0h
Read/Write/Update
XXXX XXXXh
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 8-26. Isochronous Cycle Timer Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31-25 cycleSeconds
24-12 cycleCount
RWU This field counts seconds [rollovers from bits 24-12 (cycleCount field)] modulo 128.
RWU This field counts cycles [rollovers from bits 11-0 (cycleOffset field)] modulo 8000.
11-0
cycleOffset
RWU This field counts 24.576-MHz clocks modulo 3072, that is, 125 µs. If an external 8-kHz clock
configuration is being used, then this field must be cleared to 000h at each tick of the external clock.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
147
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.35 Asynchronous Request Filter High Register
The asynchronous request filter high set/clear register enables asynchronous receive requests on a
per-node basis, and handles the upper node IDs. When a packet is destined for either the physical
request context or the ARRQ context, the source node ID is examined. If the bit corresponding to the node
ID is not set to 1b in this register, then the packet is not acknowledged and the request is not queued. The
node ID comparison is done if the source node is on the same bus as the controller. Nonlocal bus-sourced
packets are not acknowledged unless bit 31 in this register is set to 1b. See Table 8-27 for a complete
description of the register contents.
OHCI register offset:
100h set register
104 h clear register
Register type:
Default value:
Read/Set/Clear
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-27. Asynchronous Request Filter High Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
asynReqAllBuses
RSC
If bit 31 is set to 1b, then all asynchronous requests received by the controller from nonlocal
bus nodes are accepted.
asynReqResource62
asynReqResource61
asynReqResource60
asynReqResource59
asynReqResource58
asynReqResource57
asynReqResource56
asynReqResource55
asynReqResource54
asynReqResource53
asynReqResource52
asynReqResource51
asynReqResource50
asynReqResource49
asynReqResource48
asynReqResource47
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
If bit 30 is set to 1b for local bus node number 62, then asynchronous requests received by
the controller from that node are accepted.
If bit 29 is set to 1b for local bus node number 61, then asynchronous requests received by
the controller from that node are accepted.
If bit 28 is set to 1b for local bus node number 60, then asynchronous requests received by
the controller from that node are accepted.
If bit 27 is set to 1b for local bus node number 59, then asynchronous requests received by
the controller from that node are accepted.
If bit 26 is set to 1b for local bus node number 58, then asynchronous requests received by
the controller from that node are accepted.
If bit 25 is set to 1b for local bus node number 57, then asynchronous requests received by
the controller from that node are accepted.
If bit 24 is set to 1b for local bus node number 56, then asynchronous requests received by
the controller from that node are accepted.
If bit 23 is set to 1b for local bus node number 55, then asynchronous requests received by
the controller from that node are accepted.
If bit 22 is set to 1b for local bus node number 54, then asynchronous requests received by
the controller from that node are accepted.
If bit 21 is set to 1b for local bus node number 53, then asynchronous requests received by
the controller from that node are accepted.
If bit 20 is set to 1b for local bus node number 52, then asynchronous requests received by
the controller from that node are accepted.
If bit 19 is set to 1b for local bus node number 51, then asynchronous requests received by
the controller from that node are accepted.
If bit 18 is set to 1b for local bus node number 50, then asynchronous requests received by
the controller from that node are accepted.
If bit 17 is set to 1b for local bus node number 49, then asynchronous requests received by
the controller from that node are accepted.
If bit 16 is set to 1b for local bus node number 48, then asynchronous requests received by
the controller from that node are accepted.
If bit 15 is set to 1b for local bus node number 47, then asynchronous requests received by
the controller from that node are accepted.
148
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 8-27. Asynchronous Request Filter High Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
14
asynReqResource46
RSC
If bit 14 is set to 1b for local bus node number 46, then asynchronous requests received by
the controller from that node are accepted.
13
12
11
10
9
asynReqResource45
asynReqResource44
asynReqResource43
asynReqResource42
asynReqResource41
asynReqResource40
asynReqResource39
asynReqResource38
asynReqResource37
asynReqResource36
asynReqResource35
asynReqResource34
asynReqResource33
asynReqResource32
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
If bit 13 is set to 1b for local bus node number 45, then asynchronous requests received by
the controller from that node are accepted.
If bit 12 is set to 1b for local bus node number 44, then asynchronous requests received by
the controller from that node are accepted.
If bit 11 is set to 1b for local bus node number 43, then asynchronous requests received by
the controller from that node are accepted.
If bit 10 is set to 1b for local bus node number 42, then asynchronous requests received by
the controller from that node are accepted.
If bit 9 is set to 1b for local bus node number 41, then asynchronous requests received by
the controller from that node are accepted.
8
If bit 8 is set to 1b for local bus node number 40, then asynchronous requests received by
the controller from that node are accepted.
7
If bit 7 is set to 1b for local bus node number 39, then asynchronous requests received by
the controller from that node are accepted.
6
If bit 6 is set to 1b for local bus node number 38, then asynchronous requests received by
the controller from that node are accepted.
5
If bit 5 is set to 1b for local bus node number 37, then asynchronous requests received by
the controller from that node are accepted.
4
If bit 4 is set to 1b for local bus node number 36, then asynchronous requests received by
the controller from that node are accepted.
3
If bit 3 is set to 1b for local bus node number 35, then asynchronous requests received by
the controller from that node are accepted.
2
If bit 2 is set to 1b for local bus node number 34, then asynchronous requests received by
the controller from that node are accepted.
1
If bit 1 is set to 1b for local bus node number 33, then asynchronous requests received by
the controller from that node are accepted.
0
If bit 0 is set to 1b for local bus node number 32, then asynchronous requests received by
the controller from that node are accepted.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
149
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.36 Asynchronous Request Filter Low Register
The asynchronous request filter low set/clear register enables asynchronous receive requests on a
per-node basis, and handles the lower node IDs. Other than filtering different node IDs, this register
behaves identically to the asynchronous request filter high register. See Table 8-28 for a complete
description of the register contents.
OHCI register offset:
108h set register
10Ch clear register
Register type:
Default value:
Read/Set/Clear
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-28. Asynchronous Request Filter Low Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
30
29-2
1
asynReqResource31
RSC
If bit 31 is set to 1b for local bus node number 31, then asynchronous requests received by
the controller from that node are accepted.
asynReqResource30
asynReqResourcen
asynReqResource1
asynReqResource0
RSC
RSC
RSC
RSC
If bit 30 is set to 1b for local bus node number 30, then asynchronous requests received by
the controller from that node are accepted.
Bits 29 through 2 (asynReqResourcen, where n = 29, 28, 27, ..., 2) follow the same pattern
as bits 31 and 30.
If bit 1 is set to 1b for local bus node number 1, then asynchronous requests received by
the controller from that node are accepted.
0
If bit 0 is set to 1b for local bus node number 0, then asynchronous requests received by
the controller from that node are accepted.
150
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.37 Physical Request Filter High Register
The physical request filter high set/clear register enables physical receive requests on a per-node basis,
and handles the upper node IDs. When a packet is destined for the physical request context, and the
node ID has been compared against the ARRQ registers, then the comparison is done again with this
register. If the bit corresponding to the node ID is not set to 1b in this register, then the request is handled
by the ARRQ context instead of the physical request context. The node ID comparison is done if the
source node is on the same bus as the controller. Nonlocal bus-sourced packets are not acknowledged
unless bit 31 in this register is set to 1b. See Table 8-29 for a complete description of the register
contents.
OHCI register offset:
110h set register
114h clear register
Register type:
Default value:
Read/Set/Clear
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-29. Physical Request Filter High Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
physReqAllBusses
RSC
If bit 31 is set to 1b, then all asynchronous requests received by the controller from nonlocal
bus nodes are accepted.Bit 31 is not cleared by a PRST.
physReqResource62
physReqResource61
physReqResource60
physReqResource59
physReqResource58
physReqResource57
physReqResource56
physReqResource55
physReqResource54
physReqResource53
physReqResource52
physReqResource51
physReqResource50
physReqResource49
physReqResource48
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
If bit 30 is set to 1b for local bus node number 62, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 29 is set to 1b for local bus node number 61, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 28 is set to 1b for local bus node number 60, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 27 is set to 1b for local bus node number 59, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 26 is set to 1b for local bus node number 58, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 25 is set to 1b for local bus node number 57, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 24 is set to 1b for local bus node number 56, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 23 is set to 1b for local bus node number 55, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 22 is set to 1b for local bus node number 54, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 21 is set to 1b for local bus node number 53, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 20 is set to 1b for local bus node number 52, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 19 is set to 1b for local bus node number 51, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 18 is set to 1b for local bus node number 50, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 17 is set to 1b for local bus node number 49, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 16 is set to 1b for local bus node number 48, then physical requests received by the
controller from that node are handled through the physical request context.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
151
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 8-29. Physical Request Filter High Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
15
physReqResource47
RSC
If bit 15 is set to 1b for local bus node number 47, then physical requests received by the
controller from that node are handled through the physical request context.
14
13
12
11
10
9
physReqResource46
physReqResource45
physReqResource44
physReqResource43
physReqResource42
physReqResource41
physReqResource40
physReqResource39
physReqResource38
physReqResource37
physReqResource36
physReqResource35
physReqResource34
physReqResource33
physReqResource32
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
RSC
If bit 14 is set to 1b for local bus node number 46, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 13 is set to 1b for local bus node number 45, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 12 is set to 1b for local bus node number 44, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 11 is set to 1b for local bus node number 43, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 10 is set to 1b for local bus node number 42, then physical requests received by the
controller from that node are handled through the physical request context.
If bit 9 is set to 1b for local bus node number 41, then physical requests received by the
controller from that node are handled through the physical request context.
8
If bit 8 is set to 1b for local bus node number 40, then physical requests received by the
controller from that node are handled through the physical request context.
7
If bit 7 is set to 1b for local bus node number 39, then physical requests received by the
controller from that node are handled through the physical request context.
6
If bit 6 is set to 1b for local bus node number 38, then physical requests received by the
controller from that node are handled through the physical request context.
5
If bit 5 is set to 1b for local bus node number 37, then physical requests received by the
controller from that node are handled through the physical request context.
4
If bit 4 is set to 1b for local bus node number 36, then physical requests received by the
controller from that node are handled through the physical request context.
3
If bit 3 is set to 1b for local bus node number 35, then physical requests received by the
controller from that node are handled through the physical request context.
2
If bit 2 is set to 1b for local bus node number 34, then physical requests received by the
controller from that node are handled through the physical request context.
1
If bit 1 is set to 1b for local bus node number 33, then physical requests received by the
controller from that node are handled through the physical request context.
0
If bit 0 is set to 1b for local bus node number 32, then physical requests received by the
controller from that node are handled through the physical request context.
152
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.38 Physical Request Filter Low Register
The physical request filter low set/clear register enables physical receive requests on a per-node basis,
and handles the lower node IDs. When a packet is destined for the physical request context, and the node
ID has been compared against the asynchronous request filter registers, then the node ID comparison is
done again with this register. If the bit corresponding to the node ID is not set to 1b in this register, then
the request is handled by the asynchronous request context instead of the physical request context. See
Table 8-30 for a complete description of the register contents.
OHCI register offset:
118h set register
11Ch clear register
Register type:
Default value:
Read/Set/Clear
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-30. Physical Request Filter Low Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
30
29-2
1
physReqResource31
RSC
If bit 31 is set to 1b for local bus node number 31, then physical requests received by the
controller from that node are handled through the physical request context.
physReqResource30
physReqResourcen
physReqResource1
physReqResource0
RSC
RSC
RSC
RSC
If bit 30 is set to 1b for local bus node number 30, then physical requests received by the
controller from that node are handled through the physical request context.
Bits 29 through 2 (physReqResourcen, where n = 29, 28, 27, ..., 2) follow the same pattern
as bits 31 and 30.
If bit 1 is set to 1b for local bus node number 1, then physical requests received by the
controller from that node are handled through the physical request context.
0
If bit 0 is set to 1b for local bus node number 0, then physical requests received by the
controller from that node are handled through the physical request context.
8.39 Physical Upper Bound Register (Optional Register)
The physical upper bound register is an optional register and is not implemented. This register returns
0000 0000h when read.
OHCI register offset:
Register type:
120h
Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
153
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.40 Asynchronous Context Control Register
The asynchronous context control set/clear register controls the state and indicates status of the DMA
context. See Table 8-31 for a complete description of the register contents.
OHCI register offset: 180h
set register
clear register
set register
clear register
set register
clear register
set register
clear register
[ATRQ]
[ATRQ]
[ATRS]
[ATRS]
[ARRQ]
[ARRQ]
[ARRS]
[ARRS]
184h
1A0h
1A4h
1C0h
1C4h
1E0h
1E4h
Register type:
Default value:
Read/Set/Clear/Update, Read/Set/Update, Read/Update, Read-only
0000 X0XXh
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
X
0
0
0
0
X
X
X
X
X
X
X
X
Table 8-31. Asynchronous Context Control Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
Reserved. Bits 31-16 return 0000h when read.
31-16
15
RSVD
run
R
RSCU Bit 15 is set to 1b by software to enable descriptor processing for the context and cleared by
software to stop descriptor processing. The controller changes this bit only on a system
(hardware) or software reset.
14-13
12
RSVD
wake
R
Reserved. Bits 14 and 13 return 00b when read.
RSU
Software sets bit 12 to 1b to cause the controller to continue or resume descriptor processing.
The controller clears this bit on every descriptor fetch.
11
dead
RU
The controller sets bit 11 to 1b when it encounters a fatal error, and clears the bit when software
clears bit 15 (run). Asynchronous contexts supporting out-of-order pipelining provide unique
ContextControl.dead functionality. See Section 7.7 in the 1394 Open Host Controller Interface
Specification (Release 1.1) for more information.
10
9
active
RU
RU
The controller sets bit 10 to 1b when it is processing descriptors.
betaFrame
Set to 1 when the PHY indicates that the received packet is sent in Beta format. A response to a
request sent using Beta format also uses Beta format.
8
RSVD
spd
R
Reserved. Bit 8 returns 0b when read.
7-5
RU
This field indicates the speed at which a packet was received or transmitted and only contains
meaningful information for receive contexts. This field is encoded as:
000 = 100M bits/s
001 = 200M bits/s
010 = 400M bits/s
011 = 800M bits/s0
All other values are reserved.
4-0
eventcode
RU
This field holds the acknowledge sent by the link core for this packet or an internally-generated
error code if the packet was not transferred successfully.
154
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.41 Asynchronous Context Command Pointer Register
The asynchronous context command pointer register contains a pointer to the address of the first
descriptor block that the controller accesses when software enables the context by setting bit 15 (run) in
the asynchronous context control register (see Section 8.40) to 1b. See Table 8-32 for a complete
description of the register contents.
OHCI register offset:
18Ch
1ACh
1CCh
1ECh
[ATRQ]
[ATRS]
[ARRQ]
[ARRS]
Register type:
Default value:
Read/Write/Update
XXXX XXXXh
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 8-32. Asynchronous Context Command Pointer Register Description
BIT
FIELD NAME
descriptorAddress
Z
TYPE
DESCRIPTION
31-4
3-0
RWU Contains the upper 28 bits of the address of a 16-byte aligned descriptor block.
RWU Indicates the number of contiguous descriptors at the address pointed to by the descriptor
address. If Z is 0h, then it indicates that the descriptorAddress field (bits 31-4) is not valid.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
155
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
8.42 Isochronous Transmit Context Control Register
The isochronous transmit context control set/clear register controls options, state, and status for the
isochronous transmit DMA contexts. The n value in the following register addresses indicates the context
number (n = 0, 1, 2, 3, ..., 7). See Table 8-33 for a complete description of the register contents.
OHCI register offset:
200h + (16 * n) set register
204h + (16 * n) clear register
Register type:
Read/Set/Clear/Update, Read/Set/Clear, Read/Set/Update, Read/Update,
Read-only
Default value:
XXXX X0XXh
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
X
0
0
0
0
X
X
X
X
X
X
X
X
(1)
Table 8-33. Isochronous Transmit Context Control Register Description
BIT
31
FIELD NAME
TYPE
DESCRIPTION
cycleMatchEnable
RSCU When bit 31 is set to 1b, processing occurs such that the packet described by the context first
descriptor block is transmitted in the cycle whose number is specified in the cycleMatch field
(bits 30-16). The cycleMatch field (bits 30-16) must match the low-order two bits of
cycleSeconds and the 13-bit cycleCount field in the cycle start packet that is sent or received
immediately before isochronous transmission begins. Since the isochronous transmit DMA
controller may work ahead, the processing of the first descriptor block may begin slightly in
advance of the actual cycle in which the first packet is transmitted.
The effects of this bit, however, are impacted by the values of other bits in this register and are
explained in the 1394 Open Host Controller Interface Specification. Once the context has
become active, hardware clears this bit.
30-16 cycleMatch
RSC
RSC
This field contains a 15-bit value, corresponding to the low-order two bits of the isochronous
cycle timer register at OHCI offset F0h (see Section 8.34) cycleSeconds field (bits 31-25) and
the cycleCount field (bits 24-12). If bit 31 (cycleMatchEnable) is set to 1b, then this isochronous
transmit DMA context becomes enabled for transmits when the low-order two bits of the
isochronous cycle timer register at OHCI offset F0h cycleSeconds field (bits 31-25) and the
cycleCount field (bits 24-12) value equal this field (cycleMatch) value.
15
run
Bit 15 is set to 1b by software to enable descriptor processing for the context and cleared by
software to stop descriptor processing. The controller changes this bit only on a system
(hardware) or software reset.
14-13 RSVD
R
Reserved. Bits 14 and 13 return 00b when read.
12
wake
RSU
Software sets bit 12 to 1b to cause the controller to continue or resume descriptor processing.
The controller clears this bit on every descriptor fetch.
11
dead
RU
The controller sets bit 11 to 1b when it encounters a fatal error, and clears the bit when
software clears bit 15 (run) to 0b.
10
9-5
4-0
active
RU
R
The controller sets bit 10 to 1b when it is processing descriptors.
Reserved. Bits 9-5 return 00000b when read.
RSVD
eent code
RU
Following an OUTPUT_LAST* command, the error code is indicated in this field. Possible
values are: ack_complete, evt_descriptor_read, evt_data_read, and evt_unknown.
(1) On an overflow for each running context, the isochronous transmit DMA supports up to 7 cycle skips, when the following are true:
1. Bit 11 (dead) in either the isochronous transmit or receive context control register is set to 1b.
2. Bits 4-0 (eventcode field) in either the isochronous transmit or receive context control register are set to evt_timeout.
3. Bit 24 (unrecoverableError) in the interrupt event register at OHCI offset 80h/84h (see Section 8.21) is set to 1b.
156
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
8.43 Isochronous Transmit Context Command Pointer Register
The isochronous transmit context command pointer register contains a pointer to the address of the first
descriptor block that the controller accesses when software enables an isochronous transmit context by
setting bit 15 (run) in the isochronous transmit context control register (see Section 8.42) to 1b. The
isochronous transmit DMA context command pointer can be read when a context is active. The n value in
the following register addresses indicates the context number (n = 0, 1, 2, 3, ..., 7).
OHCI register offset:
Register type:
20Ch + (16 * n)
Read-only
Default value:
XXXX XXXXh
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
8.44 Isochronous Receive Context Control Register
The isochronous receive context control set/clear register controls options, state, and status for the
isochronous receive DMA contexts. The n value in the following register addresses indicates the context
number (n = 0, 1, 2, 3). See Table 8-34 for a complete description of the register contents.
OHCI register offset:
400h + (32 * n) set register
404h + (32 * n) clear register
Register type:
Read/Set/Clear/Update, Read/Set/Clear, Read/Set/Update, Read/Update,
Read-only
Default value:
XX00 X0XXh
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
X
0
0
0
0
X
X
X
X
X
X
X
X
Table 8-34. Isochronous Receive Context Control Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
bufferFill
RSC
When bit 31 is set to 1b, received packets are placed back-to-back to completely fill each
receive buffer. When this bit is cleared, each received packet is placed in a single buffer. If bit
28 (multiChanMode) is set to 1b, then this bit must also be set to 1b. The value of this bit must
not be changed while bit 10 (active) or bit 15 (run) is set to 1b.
30
isochHeader
RSC
When bit 30 is set to 1b, received isochronous packets include the complete 4-byte isochronous
packet header seen by the link layer. The end of the packet is marked with a xferStatus in the
first doublet, and a 16-bit timeStamp indicating the time of the most recently received (or sent)
cycleStart packet.
When this bit is cleared, the packet header is stripped from received isochronous packets. The
packet header, if received, immediately precedes the packet payload. The value of this bit must
not be changed while bit 10 (active) or bit 15 (run) is set to 1b.
29
cycleMatchEnable
RSCU When bit 29 is set to 1b and the 13-bit cycleMatch field (bits 24-12) in the isochronous receive
context match register (See Section 8.46) matches the 13-bit cycleCount field in the cycleStart
packet, the context begins running. The effects of this bit, however, are impacted by the values
of other bits in this register. Once the context has become active, hardware clears this bit. The
value of this bit must not be changed while bit 10 (active) or bit 15 (run) is set to 1b.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
157
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 8-34. Isochronous Receive Context Control Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
28
multiChanMode
RSC
When bit 28 is set to 1b, the corresponding isochronous receive DMA context receives packets
for all isochronous channels enabled in the isochronous receive channel mask high register at
OHCI offset 70h/74h (see Section 8.19) and isochronous receive channel mask low register at
OHCI offset 78h/7Ch (see Section 8.20). The isochronous channel number specified in the
isochronous receive context match register (see Section 8.46) is ignored.
When this bit is cleared, the isochronous receive DMA context receives packets for the single
channel specified in the isochronous receive context match register (see Section 8.46). Only
one isochronous receive DMA context may use the isochronous receive channel mask registers
(see Section 8.19, and Section 8.20). If more than one isochronous receive context control
register has this bit set, then the results are undefined. The value of this bit must not be
changed while bit 10 (active) or bit 15 (run) is set to 1b.
27
dualBufferMode
RSC
R
When bit 27 is set to 1b, receive packets are separated into first and second payload and
streamed independently to the firstBuffer series and secondBuffer series as described in
Section 10.2.3 in the 1394 Open Host Controller Interface Specification. Also, when bit 27 is set
to 1b, both bits 28 (multiChanMode) and 31 (bufferFill) are cleared to 00b. The value of this bit
does not change when either bit 10 (active) or bit 15 (run) is set to 1b.
26-16
15
RSVD
run
Reserved. Bits 26-16 return 000 0000 0000b when read.
RSCU Bit 15 is set to 1b by software to enable descriptor processing for the context and cleared by
software to stop descriptor processing. The controller changes this bit only on a system
(hardware) or software reset.
14-13
12
RSVD
wake
R
Reserved. Bits 14 and 13 return 00b when read.
RSU
Software sets bit 12 to 1b to cause the controller to continue or resume descriptor processing.
The controller clears this bit on every descriptor fetch.
11
dead
RU
The controller sets bit 11 to 1b when it encounters a fatal error, and clears the bit when
software clears bit 15 (run).
10
9
active
RU
RU
The controller sets bit 10 to 1b when it is processing descriptors.
betaFrame
Set to 1 when the PHY indicates that the received packet is sent in Beta format. A response to
a request sent using Beta format also uses Beta format.
9-8
7-8
RSVD
spd
R
Reserved. Bit 8 returns 0b when read.
RU
This field indicates the speed at which the packet was received.
000 = 100M bits/s
001 = 200M bits/s
010 = 400M bits/s
011 = 800M bits/s0
All other values are reserved.
4-0
event code
RU
For bufferFill mode, possible values are: ack_complete, evt_descriptor_read, evt_data_write,
and evt_unknown. Packets with data errors (either dataLength mismatches or dataCRC errors)
and packets for which a FIFO overrun occurred are backed out. For packet-per-buffer mode,
possible values are: ack_complete, ack_data_error, evt_long_packet, evt_overrun,
evt_descriptor_read, evt_data_write, and evt_unknown.
8.45 Isochronous Receive Context Command Pointer Register
The isochronous receive context command pointer register contains a pointer to the address of the first
descriptor block that the controller accesses when software enables an isochronous receive context by
setting bit 15 (run) in the isochronous receive context control register (see Section 8.44) to 1b. The n
value in the following register addresses indicates the context number (n = 0, 1, 2, 3).
OHCI register offset:
Register type:
40Ch + (32 * n)
Read-oly
Default value:
XXXX XXXXh
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
158
1394 OHCI Memory-Mapped Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
8.46 Isochronous Receive Context Match Register
The isochronous receive context match register starts an isochronous receive context running on a
specified cycle number, filters incoming isochronous packets based on tag values, and waits for packets
with a specified sync value. The n value in the following register addresses indicates the context number
(n = 0, 1, 2, 3). See Table 8-35 for a complete description of the register contents.
OHCI register offset:
Register type:
410h + (32 * n)
Read/Write, Read-only
XXXX XXXXh
Default value:
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
X
X
X
X
0
0
0
X
X
X
X
X
X
X
X
X
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 8-35. Isochronous Receive Context Match Register Description
BIT
FIELD NAME
TYPE
RW
RW
RW
RW
R
DESCRIPTION
31
30
29
28
27
tag3
tag2
tag1
tag0
RSVD
If bit 31 is set to 1b, then this context matches on isochronous receive packets with a tag field of 11b.
If bit 30 is set to 1b, then this context matches on isochronous receive packets with a tag field of 10b.
If bit 29 is set to 1b, then this context matches on isochronous receive packets with a tag field of 01b.
If bit 28 is set to 1b, then this context matches on isochronous receive packets with a tag field of 00b.
Reserved. Bit 27 returns 0b when read.
26-12 cycleMatch
RW
This field contains a 15-bit value corresponding to the two low-order bits of cycleSeconds and the
13-bit cycleCount field in the cycleStart packet. If cycleMatchEnable (bit 29) in the isochronous receive
context control register (see Section 8.44) is set to 1b, then this context is enabled for receives when
the two low-order bits of the isochronous cycle timer register at OHCI offset F0h (see Section 8.34)
cycleSeconds field (bits 31-25) and cycleCount field (bits 24-12) value equal this field (cycleMatch)
value.
11-8 sync
RW
This 4-bit field is compared to the sync field of each isochronous packet for this channel when the
command descriptor w field is set to 11b.
7
6
RSVD
R
Reserved. Bit 7 returns 0b when read.
tag1SyncFilter
RW
If bit 6 and bit 29 (tag1) are set to 11b, then packets with tag 01b are accepted into the context if the
two most significant bits of the packet sync field are 00b. Packets with tag values other than 01b are
filtered according to bit 28 (tag0), bit 30 (tag2), and bit 31 (tag3) without any additional restrictions.
If this bit is cleared, then this context matches on isochronous receive packets as specified in bits
28-31 (tag0-tag3) with no additional restrictions.
5-0
channelNumber
RW
This 6-bit field indicates the isochronous channel number for which this isochronous receive DMA
context accepts packets.
Submit Documentation Feedback
1394 OHCI Memory-Mapped Register Space
159
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
9
1394 OHCI Memory-Mapped TI Extension Register Space
The TI extension base address register provides a method of accessing memory-mapped TI extension
registers. See Section 7.9, TI Extension Base Address Register, for register bit field details. See Table 9-1
for the TI extension register listing.
Table 9-1. TI Extension Register Map
REGISTER NAME
OFFSET
00h-A7Fh
A80h
Reserved
Isochronous Receive DV Enhancement Set
Isochronous Receive DV Enhancement Clear
Link Enhancement Control Set
A84h
A88h
Link Enhancement Control Clear
A8Ch
Isochronous Transmit Context 0 Timestamp Offset
Isochronous Transmit Context 1 Timestamp Offset
Isochronous Transmit Context 2 Timestamp Offset
Isochronous Transmit Context 3 Timestamp Offset
Isochronous Transmit Context 4 Timestamp Offset
Isochronous Transmit Context 5 Timestamp Offset
Isochronous Transmit Context 6 Timestamp Offset
Isochronous Transmit Context 7 Timestamp Offset
Reserved
A90h
A94h
A98h
A9Ch
AA0h
AA4h
AA8h
AACh
AB0h-FFFh
9.1 DV and MPEG2 Timestamp Enhancements
The DV timestamp enhancements are enabled by bit 8 (enab_dv_ts) in the link enhancement control
register located at PCI offset F4h and are aliased in TI extension register space at offset A88h (set) and
A8Ch (clear).
The DV and MPEG transmit enhancements are enabled separately by bits in the link enhancement control
register located in PCI configuration space at PCI offset F4h. The link enhancement control register is also
aliased as a set/clear register in TI extension space at offset A88h (set) and A8Ch (clear).
Bit 8 (enab_dv_ts) of the link enhancement control register enables DV timestamp support. When
enabled, the link calculates a timestamp based on the cycle timer and the timestamp offset register and
substitutes it in the SYT field of the CIP once per DV frame.
Bit 10 (enab_mpeg_ts) of the link enhancement control register enables MPEG timestamp support. Two
MPEG time stamp modes are supported. The default mode calculates an initial delta that is added to the
calculated timestamp in addition to a user-defined offset. The initial offset is calculated as the difference in
the intended transmit cycle count and the cycle count field of the timestamp in the first TSP of the MPEG2
stream. The use of the initial delta can be controlled by bit 31 (DisableInitialOffset) in the timestamp offset
register (see Section 9.5).
The MPEG2 timestamp enhancements are enabled by bit 10 (enab_mpeg_ts) in the link enhancement
control register located at PCI offset F4h and aliased in TI extension register space at offset A88h (set)
and A8Ch (clear).
When bit 10 (enab_mpeg_ts) is set to 1b, the hardware applies the timestamp enhancements to
isochronous transmit packets that have the tag field equal to 01b in the isochronous packet header and a
FMT field equal to 10h.
9.2 Isochronous Receive Digital Video Enhancements
The DV frame sync and branch enhancement provides a mechanism in buffer-fill mode to synchronize
1394 DV data that is received in the correct order to DV frame-sized data buffers described by several
160
1394 OHCI Memory-Mapped TI Extension Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
INPUT_MORE descriptors (see 1394 Open Host Controller Interface Specification, Release 1.1). This is
accomplished by waiting for the start-of-frame packet in a DV stream before transferring the received
isochronous stream into the memory buffer described by the INPUT_MORE descriptors. This can improve
the DV capture application performance by reducing the amount of processing overhead required to strip
the CIP header and copy the received packets into frame-sized buffers.
The start of a DV frame is represented in the 1394 packet as a 16-bit pattern of 1FX7h (first byte 1Fh and
second byte X7h) received as the first two bytes of the third quadlet in a DV isochronous packet.
9.3 Isochronous Receive Digital Video Enhancements Register
The isochronous receive digital video enhancements register enables the DV enhancements in the
controller. The bits in this register may only be modified when both the active (bit 10) and run (bit 15) bits
of the corresponding context control register are 00b. See Table 9-2 for a complete description of the
register contents.
TI extension register offset:
A80h set register
A84h clear register
Register type:
Default value:
Read/Set/Clear, Read-only
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 9-2. Isochronous Receive Digital Video Enhancements Register Description
BIT
FIELD NAME
TYPE
R
DESCRIPTION
31-14 RSVD
Reserved. Bits 31-14 return 00 0000 0000 0000 0000b when read.
13
12
DV_Branch3
RSC
When bit 13 is set to 1b, the isochronous receive context 3 synchronizes reception to the DV frame
start tag in bufferfill mode if input_more.b = 01b, and jumps to the descriptor pointed to by
frameBranch if a DV frame start tag is received out of place. This bit is only interpreted when bit 12
(CIP_Strip3) is set to 1b and bit 30 (isochHeader) in the isochronous receive context control register at
OHCI offset 460h/464h (see Section 8.44) is cleared to 0b.
CIP_Strip3
RSC
When bit 12 is set to 1b, the isochronous receive context 3 strips the first two quadlets of payload.
This bit is only interpreted when bit 30 (isochHeader) in the isochronous receive context control
register at OHCI offset 460h/464h (see Section 8.44) is cleared to 0b.
11-10 RSVD
R
Reserved. Bits 11 and 10 return 00b when read.
9
DV_Branch2
RSC
When bit 9 is set to 1b, the isochronous receive context 2 synchronizes reception to the DV frame
start tag in bufferfill mode if input_more.b = 01b, and jumps to the descriptor pointed to by
frameBranch if a DV frame start tag is received out of place. This bit is only interpreted when bit 8
(CIP_Strip2) is set to 1b and bit 30 (isochHeader) in the isochronous receive context control register at
OHCI offset 440h/444h (see Section 8.44) is cleared to 0b.
8
CIP_Strip2
RSC
When bit 8 is set to 1b, the isochronous receive context 2 strips the first two quadlets of payload. This
bit is only interpreted when bit 30 (isochHeader) in the isochronous receive context control register at
OHCI offset 440h/444h (see Section 8.44) is cleared to 0b.
7-6
5
RSVD
R
Reserved. Bits 7 and 6 return 00b when read.
DV_Branch1
TSC
When bit 5 is set to 1b, the isochronous receive context 1 synchronizes reception to the DV frame
start tag in bufferfill mode if input_more.b = 01b, and jumps to the descriptor pointed to by
frameBranch if a DV frame start tag is received out of place. This bit is only interpreted when bit 4
(CIP_Strip1) is set to 1b and bit 30 (isochHeader) in the isochronous receive context control register at
OHCI offset 420h/424h (see Section 8.44) is cleared to 0b.
4
CIP_Strip1
RSVD
RSC
R
When bit 4 is set to 1b, the isochronous receive context 1 strips the first two quadlets of payload. This
bit is only interpreted when bit 30 (isochHeader) in the isochronous receive context control register at
OHCI offset 420h/424h (see Section 8.44) is cleared to 0b.
3-2
Reserved. Bits 3 and 2 return 00b when read.
Submit Documentation Feedback
1394 OHCI Memory-Mapped TI Extension Register Space
161
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 9-2. Isochronous Receive Digital Video Enhancements Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
1
DV_Branch0
RSC
When bit 1 is set to 1b, the isochronous receive context 0 synchronizes reception to the DV frame
start tag in bufferfill mode if input_more.b = 01b and jumps to the descriptor pointed to by frameBranch
a DV frame start tag is received out of place. This bit is only interpreted when bit 0 (CIP_Strip0) is set
to 1b and bit 30 (isochHeader) in the isochronous receive context control register at OHCI offset
400h/404h (see Section 8.44) is cleared to 0b.
0
CIP_Strip0
RSC
When bit 0 is set to 1b, the isochronous receive context 0 strips the first two quadlets of payload. This
bit is only interpreted when bit 30 (isochHeader) in the isochronous receive context control register at
OHCI offset 400h/404h (see Section 8.44) is cleared to 0b.
9.4 Link Enhancement Register
This register is a memory-mapped set/clear register that is an alias of the link enhancement control
register at PCI offset F4h. These bits may be initialized by software. Some of the bits may also be
initialized by a serial EEPROM, if one is present, as noted in the bit descriptions below. If the bits are to
be initialized by software, then the bits must be initialized prior to setting bit 19 (LPS) in the host controller
control register at OHCI offset 50h/54h (see Section 3.3.2). See Table 9-3 for a complete description of
the register contents.
TI extension register offset:
A88h set register
A8Ch clear register
Register type:
Default value:
Read/Set/Clear, Read-only
0000 0000h
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
Table 9-3. Link Enhancement Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
Reserved. Bits 31-16 return 0000h when read.
31-16
15(1)
RSVD
R
dis_at_pipleline
RW
Disable AT pipelining. When bit 15 is set to 1b, out-of-order AT pipelining is disabled. The default
value for this bit is 0b.
14(1)
RSVD
RW
Reserved. Bit 14 defaults to 0b and must remain 0b for normal operation of the OHCI core.
(1) This bit is reset by a PCI Express reset (PERST)or a Fundamental Reset (FRST).
162
1394 OHCI Memory-Mapped TI Extension Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 9-3. Link Enhancement Register Description (continued)
BIT
FIELD NAME
TYPE
DESCRIPTION
(1)
13-12
atx_thresh
RW
This field sets the initial AT threshold value, which is used until the AT FIFO is underrun. When the
OHCI controller retries the packet, it uses a 2K-byte threshold, resulting in a store-and-forward
operation.
00 = Threshold ~ 2K bytes resulting in a store-and-forward operation
01 = Threshold ~ 1.7K bytes (default)
10 = Threshold ~ 1K bytes
11 = Threshold ~ 512 bytes
These bits fine-tune the asynchronous transmit threshold. For most applications the 1.7K-byte
threshold is optimal. Changing this value may increase or decrease the 1394 latency depending on
the average PCI bus latency.
Setting the AT threshold to 1.7K, 1K, or 512 bytes results in data being transmitted at these
thresholds or when an entire packet has been checked into the FIFO. If the packet to be
transmitted is larger than the AT threshold, then the remaining data must be received before the AT
FIFO is emptied; otherwise, an underrun condition occurs, resulting in a packet error at the
receiving node. As a result, the link then commences store-and-forward operation. Wait until it has
the complete packet in the FIFO before retransmitting it on the second attempt to ensure delivery.
An AT threshold of 2K results in store-and-forward operation, which means that asynchronous data
will not be transmitted until an end-of-packet token is received. Restated, setting the AT threshold
to 2K results in only complete packets being transmitted.
Note that the OHCI controller will always use store-and-forward when the asynchronous transmit
retries register at OHCI offset 08h (see Section 8.3, Asynchronous Transmit Retries Register) is
cleared.
11
RSVD
R
Reserved. Bit 11 returns 0b when read.
10(1)
enab_mpeg_ts
RW
Enable MPEG Timestamp Enhancement. When this bit is set, Cheetah- Express shall apply time
stamp enhancements to isochronous transmit packets that have the tag field equal to 2’b01 in the
isochronous packet header and a FMT field equal to 6’h10.
9
RSVD
R
Reserved. Bit 9 returns 0b when read.
8(1)
enab_dv_ts
RW
Enable DV CIP timestamp enhancement. When bit 8 is set to 1b, the enhancement is enabled for
DV CIP transmit streams (FMT = 00h). The default value for this bit is 0b.
7(1)
enab_unfair
RW
Enable asynchronous priority requests. OHCI-Lynx™ compatible. Setting bit 7 to 1b enables the
link to respond to requests with priority arbitration. It is recommended that this bit be set to 1b. The
default value for this bit is 0b.
6-3
2(1)
RSVD
R
Reserved. Bits 6-3 return 0h when read.
enab_insert_idle
RW
Enable insert idle. OHCI–Lynx compatible. When the PHY has control of the Ct[0:1] internal control
lines and D[0:8] internal data lines and the link requests control, the PHY drives 11b on the Ct[0:1]
lines. The link can then start driving these lines immediately. Setting this bit to 1 inserts an idle
state, so the link waits one clock cycle before it starts driving the lines (turnaround time). It is
recommended that this bit be set to 1. For use with TI phys this bit should be set to 0. If a serial
EEPROM is implemented this bit is initialized with the value of EEPROM word 0x05 bit 2.
1(1)
enab_accel
RSVD
RW
R
Enable acceleration enhancements. OHCI-Lynx™ compatible. When bit 1 is set to 1b, the PHY
layer is notified that the link supports the IEEE Std 1394a-2000 acceleration enhancements, that is,
ack-accelerated, fly-by concatenation, etc. It is recommended that this bit be set to 1b. The default
value for this bit is 0b.
0
Reserved. Bit 0 returns 0b when read.
Submit Documentation Feedback
1394 OHCI Memory-Mapped TI Extension Register Space
163
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
9.5 Timestamp Offset Register
The value of this register is added as an offset to the cycle timer value when using the MPEG, DV, and
CIP enhancements. A timestamp offset register is implemented per isochronous transmit context. The n
value following the offset indicates the context number (n = 0, 1, 2, 3, ..., 7). These registers are
programmed by software as appropriate. See Table 9-4 for a complete description of the register contents.
TI extension register offset:
Register type:
A90h + (4*n)
Read/Write, Read-only
0000 0000h
Default value:
BIT NUMBER
RESET STATE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 9-4. Timestamp Offset Register Description
BIT
31
FIELD NAME
DisableInitialOffset
TYPE
DESCRIPTION
RW
Bit 31 disables the use of the initial timestamp offset when the MPEG2 enhancements are
enabled. A value of 0b indicates the use of the initial offset, a value of 1b indicates that the
initial offset must not be applied to the calculated timestamp. This bit has no meaning for the
DV timestamp enhancements. The default value for this bit is 0b.
3-=25 RSVD
R
Reserved. Bits 30-25 return 000 0000b when read.
24-12 CycleCount
RW
This field adds an offset to the cycle count field in the timestamp when the DV or MPEG2
enhancements are enabled. The cycle count field is incremented modulo 8000; therefore,
values in this field must be limited between 0 and 7999. The default value for this field is all 0s.
11-0
CycleOffset
RW
This field adds an offset to the cycle offset field in the timestamp when the DV or MPEG2
enhancements are enabled. The cycle offset field is incremented modulo 3072; therefore,
values in this field must be limited between 0 and 3071. The default value for this field is all 0s.
164
1394 OHCI Memory-Mapped TI Extension Register Space
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
10 PHY Section
The cable interface can follow either the IEEE Std 1394a-2000 protocol or the IEEE Std 1394b-2002
protocol on both ports. The mode of operation is determined by the interface capabilities of the ports
being connected. When either of the ports is connected to an IEEE Std 1394a-2000-compliant device,
the cable interface on that port operates in the IEEE Std 1394a-2000 data-strobe mode at a compatible
S100, S200, or S400 speed. When a bilingual port is connected to an IEEE Std 1394b-2002-compliant
node, the cable interface on that port operates per the IEEE Std 1394b-2002 standard at S400B or
S800 speed. The XIO2213A automatically determines the correct cable interface connection method
for the bilingual ports.
To operate a port as an IEEE Std 1394b-2002 bilingual port, the data-strobe-only terminal for the port
(DS0, DS1, or DS2_P ) must be pulled to ground through a 1-kΩ resistor. The port must be operated in
the IEEE Std 1394b-2002 bilingual mode whenever an IEEE Std 1394b-2002 bilingual or an IEEE Std
1394b-2002 Beta-only connector is connected to the port. To operate the port as an IEEE Std
1394a-2000-only port, the data-strobe-only terminal (DS0, DS1, or DS2_P) must be pulled to 3.3-V
VCC through a 1-kΩ resistor. The only time the port must be forced to the data-strobe-only mode is if
the port is connected to an IEEE Std 1394a-2000 connector (either 6 pin, which is recommended, or 4
pin). This mode is provided to ensure that IEEE Std 1394b-2002 signaling is never sent across an
IEEE Std 1394a-2000 cable.
During packet reception, the serial data bits are split into 2-, 4-, or 8-bit parallel streams by the PHY
section and sent to the link-layer controller (LLC) section. The received data is also transmitted
(repeated) on the other connected and active cable ports.
Both the twisted pair A (TPA) and the twisted pair B (TPB) cable interfaces incorporate differential
comparators to monitor the line states during initialization and arbitration when connected to an IEEE
Std 1394a-2000-compliant device. The outputs of these comparators are used by the internal logic to
determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage.
The value of this common-mode voltage is used during IEEE Std 1394a-2000-mode arbitration and
sets the speed of the next packet transmission. In addition, the TPB channel monitors the incoming
cable common-mode voltage on the TPB pair for the presence of the remotely supplied twisted pair
bias (TPBIAS) voltage.
When connected to an IEEE Std 1394a-2000-compliant node, the XIO2213A PHY section provides a
1.86-V nominal bias voltage at the TPBIAS terminal for port termination. The PHY section contains two
independent TPBIAS circuits (one for each port). This bias voltage, when seen through a cable by a
remote receiver, indicates the presence of an active connection. This bias voltage source must be
stabilized by an external filter capacitor of 1 µF.
The line drivers in the XIO2213A PHY section are designed to work with external 112-Ω termination
resistor networks in order to match the 110-Ω cable impedance. One termination network is required at
each end of a twisted-pair cable. Each network is composed of a pair of series-connected 56-Ω
resistors. The midpoint of the pair of resistors that is connected to the TPA terminals is connected to its
corresponding TPBIAS voltage terminal. The midpoint of the pair of resistors that is directly connected
to the TPB terminals is coupled to ground through a parallel RC network, with recommended values of
5 kΩ and 270 pF. The values of the external line-termination resistors are selected to meet the
standard specifications when connected in parallel with the internal receiver circuits. A precision
external resistor connected between the R0 and R1 terminals sets the driver output current, along with
other internal operating currents.
When the power supply of the XIO2213A is off while the twisted-pair cables are connected, the
XIO2213A transmitter and receiver circuitry present to the cable a high-impedance signal that does not
load the device at the other end of the cable.
Submit Documentation Feedback
PHY Section
165
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
When the XIO2213A PHY section is used without one or more of the ports brought out to a connector,
the twisted-pair terminals of the unused ports must be terminated for reliable operation. For each
unused port, the port must be forced to the IEEE Std 1394a-2000-only mode (data-strobe-only mode),
after which the TPB+ and TPB– terminals can be tied together and then pulled to ground; or the TPB+
and TPB– terminals can be connected to the suggested normal termination network. The TPA+ and
TPA– terminals of an unused port can be left unconnected. The TPBIAS terminal can be connected
through a 1-µF capacitor to ground or left unconnected.
The TESTM, TESTW, SE, and SM terminals are used to set up various manufacturing test conditions.
For normal operation, the TESTM and TESTW terminals must be connected to VDD through a 1-kΩ
resistor. The SE and SM terminals must be tied to ground through a 1-kΩ resistor.
The LPS_P (link power status) terminal of the PHY section works with the LKON terminal to manage
the power usage in the node. The LPS_L signal from the LLC section is used in conjunction with the
LCtrl bit (see Table 10-1 and Table 10-2 ) to indicate the active/power status of the LLC section. The
LPS_P signal also resets, disables, and initializes the PHY section-LLC section interface (the state of
the PHY section-LLC section interface is controlled solely by the LPS_P input, regardless of the state
of the LCtrl bit). The LPS_P terminal of the PHY section must be connected to the LPS_L terminal of
the LLC section during normal operation.
The LPS_P input is considered inactive if it remains low for more than the PHY_RESET# time (see the
LPS terminal definition) and is considered active otherwise. When the PHY section detects that the
LPS_P input is inactive, the PHY section-LLC section interface is placed into a low-power reset state in
which the CTL and D outputs are held in the logic 0 state and the LREQ input is ignored; however, the
PCLK output remains active. If the LPS input remains low for more than the LPS_DISABLE time (see
the LPS terminal definition), the PHY section-LLC section interface is put into a low-power disabled
state in which the PCLK_P output is also held inactive. The XIO2213A continues the necessary PHY
repeater functions required for normal network operation, regardless of the state of the PHY
section-LLC section interface. When the interface is in the reset or disabled state and the LPS input is
again observed active, the PHY section initializes the interface and returns to normal operation. The
PHY section-LLC section interface is also held in the disabled state during hardware reset. When the
LPS_P terminal is returned to an active state after being sensed as having entered the LPS_DISABLE
time, the XIO2213A issues a bus reset. This broadcasts the node self-ID packet, which contains the
updated L bit state (the PHY section and LLC section now being accessible).
The PHY section uses the LKON terminal to notify the LLC section to power up and become active.
When activated, the output LKON signal is a square wave. The PHY section activates the LKON
output when the LLC section is inactive and a wake-up event occurs. The LLC section is considered
inactive when either the LPS_P input is inactive, as previously described, or the LCtrl bit is cleared to
0. A wake-up event occurs when a link-on PHY packet addressed to this node is received, or
conditionally when a PHY interrupt occurs. The PHY section deasserts the LKON output when the LLC
section becomes active (both LPS_P sensed as active and the LCtrl bit set to 1). The PHY section also
deasserts the LKON output when a bus reset occurs, unless a PHY interrupt condition exists, which
would otherwise cause LKON to be active. If the XIO2213A is power cycled and the power class is 0
through 4, the PHY section asserts LKON for approximately 167 ms or until both the LPS_P is active
and the LCtrl bit is 1.
10.1 PHY Section Register Configuration
There are 16 accessible PHY section registers in the XIO2213A. The configuration of the registers at
addresses 0h–7h (the base registers) is fixed, while the configuration of the registers at addresses 8h–Fh
(the paged registers) is dependent on which of eight pages, numbered 0h–7h, is currently selected. The
selected page is set in base register 7h. Note that while this register set is compatible with IEEE Std
1394a-2000 register sets, some fields have been redefined and this register set contains additional fields.
Table 10-1 shows the configuration of the base registers, and Table 10-2 gives the corresponding field
descriptions. The base register field definitions are unaffected by the selected page number.
166
PHY Section
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
A reserved register or register field (marked as Reserved or Rsvd in the following register configuration
tables) is read as 0, but is subject to future usage. All registers in address pages 2–6 are reserved.
Table 10-1. Base Register Description
BIT POSITION
ADDRESS
0000
0
1
2
3
4
5
6
7
Physical ID
R
CPS
0001
RHB
IBR
Gap_Count
0010
Extended(111b)
PHY_Speed(111b)
C
Num_Ports(00011b)
0011
RSVD
Jitter(000b)
CPSI
Delay(0000b)
0100
LCtrl
Pwr_Class
EAA
0101
WDIE
ISBR
CTOI
STOI
PEI
EMC
0110
Max_Legacy SPD
Page_Select
BLINK
Bridge
RSVD
0111
RSVD
Port_Select
Table 10-2. Base Register Field Description
Field
Size
Type
Rd
Description
Physical ID
6
This field contains the physical address IDof this node determined during self-ID. The physical-ID is
invalid after a bus reset until the self-ID has completed as indicated by an unsolicited register 0 status
transfer from the PHY to the LLC.
R
1
1
Rd
Rd
Root. This bit indicates that this node is the root node. The R bit is reset to 0 by bus reset, and is set to
1 during tree-ID if this node becomes root.
CPS
Cable-power-status. This bit indicates the state of the CPS input terminal. The CPS terminal is normally
tied to serial bus cable power through a 400-kΩ resistor. A 0 in this bit indicates that the cable power
voltage has dropped below its threshold for ensured reliable operation.
RHB
IBR
1
1
Rd/Wr Root-holdoff bit. This bit instructs thePHYto attempt to become root after the next bus reset. TheRHBbit
is reset to 0 by a hardware reset, and is unaffected by a bus reset. If two nodes on a single bus have
their root holdoff bit set, then the result is not defined. To prevent two nodes from having their
root-holdoff bit set, this bitmust only be written using a PHY configuration packet.
Rd/Wr Initiate bus reset. This bit instructs the PHY to initiate a long (166 µs) bus reset at the next opportunity.
Any receive or transmit operation in progress when this bit is set completes before the bus reset is
initiated. The IBR bit is reset to 0 after a hardware reset or a bus reset. Care must be exercisedwhen
writing to this bit to not change the other bits in this register. It is recommended thatwhenever possible a
bus reset be initiated using the ISBR bit and not the IBR bit.
Gap_Count
6
Rd/Wr Arbitration gap count. This value sets the subaction (fair) gap, arb-reset gap, and arb-delay times. The
gap count can be set either by a write to the register, or by reception or transmission of a PHY_CONFIG
packet. The gap count is reset to 3Fh by hardware reset or after twoconsecutive bus resets without an
intervening write to the gap count register (either by awrite to thePHYregister or by a
PHY_CONFIGpacket). It is strongly recommended that this field only be changed using PHY
configuration packets.
Extended
Num_Ports
PHY_Speed
Delay
3
4
3
4
Rd
Rd
Rd
Rd
Extended register definition. For the XIO2213A, this field is 111b, indicating that the extended register
set is implemented.
Number of ports. This field indicates the number of ports implemented in the PHY. For the XIO2213A
this field is 3.
PHY speed capability. This field is no longer used. For the XIO2213A PHY this field is 111b. Speeds for
1394b PHYs must be checked on a port-by-port basis.
PHY repeater data delay. This field indicates the worst case repeater data delay of the PHY, expressed
as 144+(delay × 20) ns. For the XIO2213A this field is 02h. This value is the repeater delay for the
S400B case, which is slower than the S800B or 1394a cases. Since the IEEE 1394B--2002 Std Phy
register set only has a single field for the delay parameter, the slowest value is used. If a network uses
only S800B or 1394a connections, then a delay value of 00h may be used. The worst case Phy repeater
delay is 197 ns for S400B and 127 ns for S800B cable speeds (trained, raw bit speed).
Submit Documentation Feedback
PHY Section
167
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 10-2. Base Register Field Description (continued)
Field
Size
Type
Description
LCtrl
1
Rd/Wr Link-active status control. This bit controls the indicated active status of the LLC section reported in the
self-ID packet. The logical AND of this bit and the LPS active status is replicated in the L field (bit 9) of
the self-ID packet. The LLC bit in the node self-ID packet is set active only if both the LPS input is active
and the LCtrl bit is set. The LCtrl bit provides a software controllable means to indicate the LLC self-ID
active status in lieu of using the LPS input terminal. The LCtrl bit is set to 1 by hardware reset and is
unaffected by bus reset. NOTE: The state of the PHY section-LLC section interface is controlled solely
by the LPS input, regardless of the state of the LCtrl bit. If the PHY section-LLC section interface is
operational as determined by the LPS input being active, received packets and status information
continue to be presented on the interface, and any requests indicated on the LREQ input are processed,
even if the LCtrl bit is cleared to 0.
C
1
Rd/Wr Contender status. This bit indicates that this node is a contender for the bus or isochronous resource
manager. This bit is replicated in the c field (bit 20) of the self-ID packet. This bit is set to 0 on hardware
reset. After hardware reset, this bit can only be set via a software register write. This bit is unaffected by
a bus reset.
Jitter
3
3
Rd
PHY section repeater jitter. This field indicates the worst-case difference between the fastest and
slowest repeater data delay, expressed as (jitter+1) × 20 ns. For the XIO2213A, this field is 0.
Pwr_Class
WDIE
Rd/Wr Node power class. This field indicates this node power consumption and source characteristics and is
replicated in the pwr field (bits 21–23) of the self-ID packet. This field is reset to the state specified by
the PC0–PC2 input terminals on a hardware reset, and is unaffected by a bus reset.
1
1
Rd/Wr Watchdog interrupt enable. This bit, if set to 1, enables the port event interrupt (PIE) bit to be set when
resume operations begin on any port, or when any of the CTOI, CPSI, or STOI interrupt bits are set and
the PHY section-LLC section interface is nonoperational. This bit is reset to 0 by hardware reset and is
unaffected by bus reset.
ISBR
CTOI
Rd/Wr Initiate short arbitrated bus reset. This bit, if set to 1, instructs the XIO2213A to initiate a short (1.3-ms)
arbitrated bus reset at the next opportunity. This bit is reset to 0 by a bus reset. It is recommended that
short bus reset is the only reset type initiated by software. IEC 61883-6 requires that a node initiate
short bus resets to minimize any disturbance to an audio stream. NOTE: Legacy IEEE Std
1394-1995-compliant PHYs are not capable of performing short bus resets. Therefore, initiation of a
short bus reset in a network that contains such a legacy device results in a long bus reset being
performed.
1
Rd/Wr Configuration time-out interrupt. This bit is set to 1 when the arbitration controller times out during
tree-ID start, and might indicate that the bus is configured in a loop. This bit is reset to 0 by hardware
reset, or by writing a 1 to this register bit. If the CTOI and WDIE bits are both set and the LLC is or
becomes inactive, the PHY section activates the LKON output to notify the LLC section to service the
interrupt. NOTE: If the network is configured in a loop, then only those nodes that are part of the loop
generate a configuration-time-out interrupt. Instead, all other nodes time out waiting for the tree-ID
and/or self-ID process to complete and then generate a state time-out interrupt and bus reset. This bit is
only set when the bus topology includes IEEE Std 1394a-2000 nodes; otherwise, IEEE Std 1394b-2002
loop healing prevents loops from being formed in the topology.
CPSI
1
Rd/Wr Cable-power-status interrupt. This bit is set to 1 whenever the CPS input transitions from high to low,
indicating that cable power might be too low for reliable operation. This bit is reset to 1 by hardware
reset. It can be cleared by writing a 1 to this register bit. If the CPSI and WDIE bits are both set and the
LLC section is or becomes inactive, the PHY section activates the LKON output to notify the LLC
section to service the interrupt.
STOI
PEI
1
1
1
Rd/Wr State-time-out interrupt. This bit indicates that a state time-out has occurred (which also causes a
bus-reset to occur). This bit is reset to 0 by hardware reset, or by writing a 1 to this register bit. If the
STOI and WDIE bits are both set and the LLC is or becomes inactive, the PHY section activates the
LKON output to notify the LLC section to service the interrupt.
Rd/Wr Port event interrupt. This bit is set to 1 on any change in the connected, bias, disabled, or fault bits for
any port for which the port interrupt enable (PIE) bit is set. Additionally, if the resuming port interrupt
enable (WDIE) bit is set, the PEI bit is set to 1 at the start of resume operations on any port. This bit is
reset to 0 by hardware reset, or by writing a 1 to this register bit.
EAA
Rd/Wr Enable accelerated arbitration. This bit enables the XIO2213A to perform the various arbitration
acceleration enhancements defined in IEEE Std 1394a-2000 (ACK-accelerated arbitration,
asynchronous fly-by concatenation, and isochronous fly-by concatenation). This bit is reset to 0 by
hardware reset and is unaffected by bus reset. This bit has no effect when the device is operating in
IEEE Std 1394b-2002 mode.
EMC
1
Rd/Wr Enable multispeed concatenated packets. This bit enables the XIO2213A to transmit concatenated
packets of differing speeds in accordance with the protocols defined in IEEE Std 1394a-2000. This bit is
reset to 0 by hardware reset and is unaffected by bus reset. This bit has no effect when the device is
operating in IEEE Std 1394b-2002 mode.
168
PHY Section
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 10-2. Base Register Field Description (continued)
Field
Size
Type
Rd
Description
Max Legacy
SPD
3
Maximum legacy path speed. This field holds the maximum speed capability of any legacy node (IEEE
Std 1394a-2000 or 1394-1995-compliant) as indicated in the self-ID packets received during bus
initialization. Encoding is the same as for the PHY_SPEED field (but limited to S400 maximum).
BLINK
1
2
3
4
Rd
Beta-mode link. This bit indicates that a Beta-mode-capable LLC section is attached to the PHY section.
This bit is set by the BMODE input terminal on the XIO2213A and should be set to 1.
Bridge
Rd/Wr Bridge. This field controls the value of the bridge (brdg) field in the self-ID packet. The power reset value
is 0. Details for when to set these bits are specified in the IEEE 1394.1 bridging specification.
Page_Select
Port_Select
Rd/Wr Page Select. This field selects the register page to use when accessing register addresses 8–15. This
field is reset to 0 by a hardware reset and is unaffected by bus reset.
Rd/Wr Port Select. This field selects the port when accessing per-port status or control (for example, when one
of the port status/control registers is accessed in page 0). Ports are numbered starting at 0. This field is
reset to 0 by hardware reset and is unaffected by bus reset.
The port-status page provides access to configuration and status information for each of the ports. The
port is selected by writing 0 to the Page_Select field and the desired port number to the Port_Select field
in base register 7. Table 10-3 shows the configuration of the port-status page registers, and Table 10-4
gives the corresponding field descriptions. If the selected port is not implemented, all registers in the
port-status page are read as 0.
Table 10-3. Page-0 (Port Status) Register Description
BIT POSITION
ADDRESS
1000
0
1
2
3
4
5
6
7
Astat
Negotiated_speed
Bstat
Ch
Con
RxOK
Dis
1001
PIE
Fault
LPP
Standby_fault
Disscrm
Cable_speed
B_Only
1010
DC_
Max_port_speed (011b)
connected
1011
Connection
_
Reserved
Beta_mode
Reserved
unreliable
1100
1101
1110
1111
Port_error
Reserved
Loop_disable
In_standby
Hard_disable
Reserved
Reserved
Table 10-4. Page-0 (Port Status) Register Field Description
FIELD
SIZE
TYPE
DESCRIPTION
Astat
2
Rd
TPA line state. This field indicates the instantaneous TPA line state of the selected port,
encoded as:
Code Arbitration Value
11
10
01
00
Z
1
0
invalid
Bstat
Ch
2
1
Rd
Rd
TPB line state. This field indicates the TPB line state of the selected port. This field has the
same encoding as the AStat field.
Child/parent status. A 1 indicates that the selected port is a child port. A 0 indicates that the
selected port is the parent port. A disconnected, disabled, or suspended port is reported as a
child port. The Ch bit is invalid after a bus reset until tree-ID has completed.
Con
1
Rd
Debounced port connection status. This bit indicates that the selected port is connected. The
connection must be stable for the debounce time of approximately 341 ms for the Con bit to
be set to 1. The Con bit is reset to 0 by hardware reset and is unaffected by bus reset. NOTE:
The Con bit indicates that the port is physically connected to a peer PHY, but this does not
necessarily mean that the port is active. For IEEE Std 1394b-2002-coupled connections, the
Con bit is set when a port detects connection tones from the peer PHY and operating-speed
negotiation is completed.
Submit Documentation Feedback
PHY Section
169
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 10-4. Page-0 (Port Status) Register Field Description (continued)
FIELD
SIZE
TYPE
DESCRIPTION
RxOK
1
Rd
Receive OK. In IEEE Std 1394a-2000 mode, this bit indicates the reception of a debounced
TPBias signal. In Beta_mode, this bit indicates the reception of a continuous electrically valid
signal. NOTE: RxOK is set to false during the time that only connection tones are detected in
Beta mode.
Dis
1
1
RdWr
Rd
Port disabled control. If this bit is 1, the selected port is disabled. The Dis bit is reset to 0 by
hardware reset (all ports are enabled for normal operation following hardware reset). The Dis
bit is not affected by bus reset. When this bit is set, the port cannot become active; however,
the port still tones, but does not establish an active connection.
Negotiated_speed
Negotiated speed. Indicates the maximum speed negotiated between this port and its
immediately connected port. The encoding is as for Max_port_speed. It is set on connection
when in Beta_mode, or to a value established during self-ID when in IEEE Std 1394a-2000
mode.
PIE
1
1
RdWr
Port event interrupt enable. When this bit is 1, a port event on the selected port sets the port
event interrupt (PEI) bit and notifies the link. This bit is reset to 0 by a hardware reset and is
unaffected by bus reset.
Fault
Rd/Wr
Fault. This bit indicates that a resume-fault or suspend-fault has occurred on the selected
port, and that the port is in the suspended state. A resume-fault occurs when a resuming port
fails to detect incoming cable bias from its attached peer. A suspend-fault occurs when a
suspending port continues to detect incoming cable bias from its attached peer. Writing 1 to
this bit clears the Fault bit to 0. This bit is reset to 0 by hardware reset and is unaffected by
bus reset.
Standby_fault
Disscrm
1
1
Rd/Wr
Rd/Wr
Standby fault. This bit is set to 1 if an error is detected during a standby operation and cleared
on exit from the standby state. A write of 1 to this bit or receipt of the appropriate remote
command packet clears it to 0. When this bit is cleared, standby errors are cleared.
Disable scrambler. If this bit is set to 1, the data sent during packet transmission is not
scrambled.
B_Only
1
1
Rd
Rd
Beta-mode operation only. For the XIO2213A, this bit is set to 0 for all ports.
DC_connected
If this bit is set to 1, the port has detected a dc connection to the peer port by means of an
IEEE Std 1394a-2000-style connect-detect circuit.
Max_port_speed
3
Rd/Wr
Maximum port speed. The maximum speed at which a port is allowed to operate in Beta
mode. The encoding is:
000 = S100
001 = S200
010 = S400
011 = S800
100 = S1600
101 = S3200
110 = Reserved
111 = Reserved
An attempt to write to the register with a value greater than the hardware capability of the port
results in the value for the maximum speed of which the port is capable being stored in the
register. The port uses this register only when a new connection is established in the Beta
mode. The power reset value is the maximum speed capable of the port. Software can modify
this value to force a port to train at a lower than maximum, but no lower than minimum speed.
L
1
3
Rd
Rd
Local plug present. This flag is set permanently to 1.
Cable_speed
Cable speed. This variable is set to the value for the maximum speed that the port is capable
of. The encoding is the same as for Max_port_speed.
Connection_unreliable
Beta_mode
1
1
Rd/Wr
Rd
Connection unreliable. If this bit is set to 1, a Beta-mode speed negotiation has failed or
synchronization has failed. A write of 1 to this field resets the value to 0.
Operating in Beta mode. If this bit is 1, the port is operating in Beta mode; it is equal to 0
otherwise (that is, when operating in IEEE Std 1394a-2000 mode, or when disconnected). If
Con is 1, RxOK is 1, and Beta_mode is 0, the port is active and operating in the IEEE Std
1394a-2000 mode.
Port_error
8
1
Rd/Wr
Rd
Port error. Incremented whenever the port receives an invalid codeword, unless the value is
already 255. Cleared when read (including being read by means of a remote access packet).
Intended for use by a single bus-wide diagnostic program.
Loop_disable
Loop disable. This bit is set to 1 if the port has been placed in the loop-disable state as part of
the loop-free build process (the PHYs at either end of the connection are active, but if the
connection itself were activated, a loop would exist). Cleared on bus reset and on
disconnection.
In_standby
1
Rd
In standby. This bit is set to 1 if the port is in standby power-management state.
170
PHY Section
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
Table 10-4. Page-0 (Port Status) Register Field Description (continued)
FIELD
SIZE
TYPE
DESCRIPTION
Hard_disable
1
Rd/Wr
Hard disable. No effect unless the port is disabled. If this bit is set to 1, the port does not
maintain connectivity status on an ac connection when disabled. The values of the Con and
RxOK bits are forced to 0. This flag can be used to force renegotiation of the speed of a
connection. It can also be used to place the device into a lower-power state because when
hard disabled, a port no longer tones to maintain IEEE Std 1394b-2002 ac-connectivity status.
The vendor identification page identifies the vendor/manufacturer and compliance level. The page is
selected by writing 1 to the Page_Select field in base register 7. Table 10-5 shows the configuration of the
vendor identification page, and Table 10-6 shows the corresponding field descriptions.
Table 10-5. Page 1 (Vendor ID) Register Configuration
BIT POSITION
ADDRESS
1000
0
1
2
3
4
5
6
7
Compliance
1001
Reserved
1010
Vendor_ID[0]
Vendor_ID[1]
Vendor_ID[2]
Product_ID[0]
Product_ID[1]
Product_ID[2]
1011
1100
1101
1110
1111
Table 10-6. Page 1 (Vendor ID) Register Field Descriptions
FIELD
SIZE
TYPE
Description
Compliance
8
Rd
Rd
Rd
Compliance level. For the XIO2213A, this field is 02h, indicating compliance with the IEEE Std
1394b-2002 specification.
Vendor_ID
Product_ID
24
24
Manufacturer’s organizationally unique identifier (OUI). For the XIO2213A, this field is 08 0028h (TI)
(the MSB is at register address 1010b).
Product identifier. For the XIO2213A, this field is 83_13_07h.
The vendor-dependent page provides access to the special control features of the XIO2213A, as well as
configuration and status information used in manufacturing test and debug. This page is selected by
writing 7 to the Page_Select field in base register 7. Table 10-7 shows the configuration of the
vendor-dependent page, and Table 10-8 shows the corresponding field descriptions.
Table 10-7. Page 7 (Vendor Dependant) Register Configuration
BIT POSITION
ADDRESS
1000
0
1
2
3
4
5
6
7
Reserved
1001
Reserved for test
Reserved for test
Reserved for test
Reserved for test
Reserved for test
1010
1011
1100
1101
1110
SWR
Reserved for test
Reserved for test
1111
Submit Documentation Feedback
PHY Section
171
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
Table 10-8. Page 7 (Vendor Dependant) Register Field Descriptions
FIELD
SWR
SIZE
TYPE
Description
1
Rd/Wr Software hard reset. Writing a 1 to this bit forces a hard reset of the PHY section (same effect as momentarily
asserting the RESET terminal low). This bit is always read as a 0.
10.2 PHY Section Application Information
10.2.1 Power Class Programming
The PC0–PC2 terminals are programmed to set the default value of the power class indicated in the pwr
field (bits 21–23) of the transmitted self-ID packet. Descriptions of the various power classes are given in
Table 10-9. The default power-class value is loaded following a hardware reset, but is overridden by any
value subsequently loaded into the Pwr_Class field in register 4.
Table 10-9. Register Description
PC[0:2]
000
DESCRIPTION
Node does not need power and does not repeat power.
001
Node is self powered and provides a minimum of 15 W to the bus.
Node is self powered and provides a minimum of 30 W to the bus.
Node is self powered and provides a minimum of 5 W to the bus.
010
011
100
Node may be powered from the bus and is using up to 3 W; no additional power is needed to enable the link. The
node may also provide power to the bus. The amount of bus power that it provides can be found in the
configuration ROM.
101
110
111
Reserved for future standardization.
Node is powered from the bus and uses up to 3 W. An additional 3 W is needed to enable the link.
Node is powered from the bus and uses up to 3 W. An additional 7 W is needed to enable the link.
10.2.2 Power-Up Reset
To ensure proper operation of the XIO2213A PHY section, the RESET terminal must be asserted low for a
minimum of 2 ms from the time that DVDD, AVDD, and PLLVDD power reaches the minimum required
supply voltage and the input clock is valid. If a fundamental-mode crystal is used rather than an oscillator,
the start-up time parameter may be set to zero. When using a passive capacitor on the RESET terminal to
generate a power-on-reset signal, the minimum reset time is assured if the value of the capacitor satisfies
the following equation (the value must be no smaller than approximately 0.1 µF):
Cmin = (0.0077 × T) + 0.085 + (external_oscillator_start-up_time × 0.05)
Where:
Cmin = Minimum capacitance on the RESET terminal in µF
T = VDD ramp time, 10%–90% (in ms)
external_oscillator_start-up_time = Time from power applied to the external oscillator until the oscillator
outputs a valid clock in ms
10.2.3 Crystal Oscillator Selection
The XIO2213A is designed to use an external 98.304-MHz crystal oscillator connected to the XI terminal
to provide the reference clock. This clock, in turn, drives a PLL circuit that generates the various clocks
required for transmission and resynchronization of data at the S100 through S800 media data rates.
A variation of less than ±100 ppm from nominal for the media data rates is required by IEEE Std 1394.
Adjacent PHYs may, therefore, have a difference of up to 200 ppm from each other in their internal clocks,
and PHYs must be able to compensate for this difference over the maximum packet length. Larger clock
variations can cause resynchronization overflows or underflows, resulting in corrupted packet data.
172
PHY Section
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
For the XIO2213A, the PCLK output can be used to measure the frequency accuracy and stability of the
internal oscillator and PLL from which it is derived. The frequency of the PCLK output must be within ±100
ppm of the nominal frequency of 98.304 MHz.
The following are some typical specifications for an oscillator used with the XIO2213A, in order to achieve
the required frequency accuracy and stability:
•
•
•
RMS jitter of 5 ps or less
RMS phase-noise jitter of 1 ps or less over the range 12 kHz to 20 MHz or higher
Frequency tolerance at 25°C: Total frequency variation for the complete circuit is ±100 ppm. A device
with ±30-ppm or ±50-ppm frequency tolerance is recommended for adequate margin.
•
Frequency stability (over temperature and age): A device with ±30-ppm or ±50-ppm frequency stability
is recommended for adequate margin.
The total frequency variation must be kept below ±100 ppm from nominal, with some allowance for
error introduced by board and device variations. Trade-offs between frequency tolerance and stability
may be made, as long as the total frequency variation is less than ±100 ppm. For example, the
frequency tolerance of the crystal may be specified at 50 ppm and the temperature tolerance may be
specified at 30 ppm to give a total of 80-ppm possible variation due to the oscillator alone. Aging also
contributes to the frequency variation. It is strongly recommended that part of the verification process
for the design is to measure the frequency of the PCLK output of the PHY section. This should be
done using a frequency counter with an accuracy of 6 digits or better.
10.2.4 Bus Reset
It is recommended that whenever the user has a choice, the user should initiate a bus reset by writing to
the initiate-short-bus-reset (ISBR) bit (bit 1 PHY register 0101b). Care must be taken not to change the
value of any of the other writeable bits in this register when the ISBR bit is written to.
In the XIO2213A, the initiate-bus-reset (IBR) bit can be set to 1 in order to initiate a bus reset and
initialization sequence; however, it is recommended to use the ISBR bit instead. The IBR bit is located in
PHY register 1 along with the root-holdoff bit (RHB) and gap count. As required by the IEEE Std
1394b-2002 Supplement, this configuration maintains compatibility with older TI PHY designs that were
based on either the suggested register set defined in Annex J of IEEE Std 1394-1995 or the IEEE Std
1394a-2000 Supplement. Therefore, whenever the IBR bit is written, the RHB and gap count are also
necessarily written.
It is recommended that the RHB and gap count only be updated by PHY configuration packets. The
XIO2213A is IEEE Std 1394a-2000 and IEEE Std 1394b-2002 compliant and, therefore, both the reception
and transmission of PHY configuration packets cause the RHB and gap count to be loaded, unlike older
IEEE Std 1394-1995-compliant PHYs that decode only received PHY configuration packets.
The gap count is set to the maximum value of 63 after two consecutive bus resets without an intervening
write to the gap count, either by a write to PHY register 1 or by a PHY configuration packet. This
mechanism allows a PHY configuration packet to be transmitted and then a bus reset initiated to verify
that all nodes on the bus have updated their RHBs and gap counts, without having the gap count set back
to 63 by the bus reset. The subsequent connection of a new node to the bus, which initiates a bus reset,
then causes the gap count of each node to be set to 63. Note, however, that if a subsequent bus reset is
instead initiated by a write to register 1 to set the IBR bit, all other nodes on the bus have their gap counts
set to 63, while this node’s gap count remains set to the value just loaded by the write to PHY register 1.
Therefore, in order to maintain consistent gap counts throughout the bus, the following rules apply to the
use of the IBR bit, RHB, and gap count in PHY register 1:
•
Following the transmission of a PHY configuration packet, a bus reset must be initiated in order to
verify that all nodes have correctly updated their RHBs and gap counts, and to ensure that a
subsequent new connection to the bus causes the gap count to be set to 63 on all nodes in the bus. If
this bus reset is initiated by setting the IBR bit to 1, the RHB and gap count register must also be
loaded with the correct values consistent with the just-transmitted PHY configuration packet. In the
Submit Documentation Feedback
PHY Section
173
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
XIO2213A, the RHB and gap count have been updated to their correct values on the transmission of
the PHY configuration packet, so these values can first be read from register 1 and then rewritten.
•
Other than to initiate the bus reset that must follow the transmission of a PHY configuration packet,
whenever the IBR bit is set to 1 in order to initiate a bus reset, the gap count must also be set to 63 to
be consistent with other nodes on the bus, and the RHB must be maintained with its current value.
•
•
The PHY register 1 must not be written to except to set the IBR bit. The RHB and gap count must not
be written without also setting the IBR bit to 1.
To avoid these problems all bus resets initiated by software must be initiated by writing the ISBR bit
(bit 1 PHY register 0101b). Care must be taken to not change the value of any of the other writeable
bits in this register when the ISBR bit is written to. Also, the only means to change the gap count of
any node must be by means of the PHY configuration packet, which changes all nodes to the same
gap count.
174
PHY Section
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
11 Electrical Characteristics
11.1 Absolute Maximum Ratings
over operating temperature range (unless otherwise noted)
(1)
VALUE
UNIT
VSUP_33
VSUP_15
Supply voltage range
(DVDD_33,VDDA_33,VDDA_33,VDDPLL_33,VDD_33_COMB,VDD_33_COMBIO
–0.3 to 3.6
V
)
Supply voltage range (VDD_15,VDDA_15,VPP,VDDPLL,VDD_15_COMB
PCI Express (RX)
)
–0.5 to 1.65
–0.5 to VSUP_33 + 0.5
–0.5 to VSUP_15 + 0.5
–0.5 to VSUP_33 + 0.5
–0.5 to VSUP_33 + 0.5
–0.5 to VSUP_33 + 0.5
–0.5 to VSUP_15 + 0.5
–0.5 to VSUP_33 + 0.5
–0.5 to VSUP_33 + 0.5
±20
V
V
PCI Express REFCLK (single-ended)
V
VI
Input voltage range
PCI Express REFCLK (differential)
Miscellaneous 3.3-V IO
PHY Interface
V
V
V
PCI Express (TX)
V
VO
Output voltage range
Miscellaneous 3.3-V IO
V
PHY Interface
V
Input clamp current, (VI < 0 or VI > VDD)(2)
Output clamp current, (VO < 0 or VO > VDD)(3)
Human body model (HBM) ESD performance
Charged device model (CDM) ESD performance
Storage temperature range
mA
mA
V
±20
1500
500
V
Tstg
–65 to 150
°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Applies for external input and bidirectional buffers. VI < 0 or VI > VDD or VI > VCCP
.
(3) Applies for external input and bidirectional buffers. VO < 0 or VO > VDD or VO > VCCP
.
11.2 Recommended Operating Conditions
OPERATION
1.5 V
MIN NOM
MAX UNIT
VSUP_15
VSUP_33
TA
Supply voltage
1.35
1.5
3.3
25
1.65
3.6
70
V
V
Supply voltage (I/O)
3.3 V
3
0
0
Operating ambient temperature range
Virtual junction temperature(1)
°C
°C
TJ
25
115
(1) The junction temperature reflects simulated conditions. The customer is responsible for verifying junction temperature.
11.3 PCI Express Differential Transmitter Output Ranges
PARAMETER
TERMINALS
MIN
NOM
MAX
UNIT
COMMENTS
UI
Each UI is 400 ps ±300 ppm. UI does not account for SSC
dictated variations. See
TXP, TXN
399.88
400 400.12
1.2
ps
(1)
Unit interval
VTX-DIFFp-p
Differential peak-to-peak output voltage
(2)
TXP, TXN
TXP, TXN
0.8
V
VTX-DIFFp-p = 2*|VTXP - VTXN| See Note
.
This is the ratio of the VTX-DIFFp-p of the second and
following bits after a transition divided by the VTX-DIFFp-p of
the first bit after a transition. See (2)
VTX-DE-RATIO
De-emphasized differential output
voltage (ratio)
–3.0
–3.5
–4.0
dB
(1) No test load is necessarily associated with this value.
(2) Specified at the measurement point into a timing and voltage compliance test load and measured over any 250 consecutive TX UIs.
Submit Documentation Feedback
Electrical Characteristics
175
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
PCI Express Differential Transmitter Output Ranges (continued)
PARAMETER
TERMINALS
MIN
NOM
MAX
UNIT
COMMENTS
The maximum transmitter jitter can be derived as TTXMAX-
TTX-EYE
Minimum TX eye width
TXP, TXN
0.75
UI
(3)
JITTER = 1 - TTX-EYE = 0.3 UI See (2)
Jitter is defined as the measurement variation of the
crossing points (VTX-DIFFp-p = 0 V) in relation to recovered
TX UI. A recovered TX UI is calculated over 3500
consecutive UIs of sample data. Jitter is measured using
all edges of the 250 consecutive UIs in the center of the
3500 UIs used for calculating the TX UI. See (2) and (3)
TTX-EYE-MEDIAN-to-MAX-JITTER
Maximum time between the jitter median
and maximum deviation from the median
TXP, TXN
0.15
UI
TTX-RISE, TTX-FALL
P/N TX output rise/fall time
(4)
See (2) and
.
TXP, TXN
TXP, TXN
0.125
UI
VTX-CM-ACp
RMS ac peak common mode output
voltage
VTX-CM-ACp = RMS(|VTXP + VTXN|/2 – VTX-CM-DC) VTX-CM-DC
= DC(avg) of |VTXP + VTXN|/2 See (2)
20
mV
.
|VTX-CM-DC – VTX-CM-Idle-DC| ≤ 100 mV VTX-CM-DC = DC(avg) of
|VTXP + VTXN|/2 [during L0]
VTX-CM-DC-ACTIVE-IDLE-DELTA
Absolute delta of dc common mode
voltage during L0 and electrical idle.
TXP, TXN
0
100
mV
VTX-CM-Idle-DC = DC(avg) of |VTXP + VTXN|/2 [during electrical
idle] See (2)
.
|VTXP-CM-DC – VTXN-CM-DC| ≤ 25 mV when
VTX-CM-DC-LINE-DELTA
VTXP-CM-DC = DC(avg) of |VTXP
|
Absolute delta of dc common mode
voltage between P and N
TXP, TXN
TXP, TXN
TXP, TXN
0
0
25
20
mV
mV
mV
VTXN-CM-DC = DC(avg) of |VTXN| See (2)
VTX-IDLE-DIFFp
Electrical idle differential peak output
voltage
VTX-IDLE-DIFFp = |VTXP-Idle – VTXN-Idle| ≤ 20 mV See (2)
.
VTX-RCV-DETECT
The amount of voltage change allowed
during receiver detection
The total amount of voltage change that a transmitter can
apply to sense whether a low impedance receiver is
present.
600
VTX-DC-CM
The TX dc common mode voltage
The allowed dc common mode voltage under any
condition.
TXP, TXN
TXP, TXN
0
3.6
90
V
ITX-SHORT
TX short circuit current limit
The total current the transmitter can provide when shorted
to its ground.
mA
Minimum time a transmitter must be in electrical Idle.
Utilized by the receiver to start looking for an electrical idle
exit after successfully receiving an electrical idle ordered
set.
TTX-IDLE-MIN
Minimum time spent in electrical idle
TXP, TXN
TXP, TXN
TXP, TXN
50
UI
UI
UI
TTX-IDLE-SET-to-IDLE
After sending an electrical idle ordered set, the transmitter
must meet all electrical idle specifications within this time.
This is considered a debounce time for the transmitter to
meet electrical idle after transitioning from L0.
Maximum time to transition to a valid
electrical idle after sending an electrical
idle ordered set
20
20
TTX-IDLE-to-DIFF-DATA
Maximum time to meet all TX specifications when
transitioning from electrical idle to sending differential data.
This is considered a debounce time for the TX to meet all
TX specifications after leaving electrical idle.
Maximum time to transition to valid TX
specifications after leaving an electrical
idle condition
RLTX-DIFF
Differential return loss
(5)
TXP, TXN
TXP, TXN
TXP, TXN
TXP, TXN
TXP, TXN
10
6
dB
dB
Ω
Measured over 50 MHz to 1.25 GHz. See
Measured over 50 MHz to 1.25 GHz. See (5)
TX dc differential mode low impedance
.
RLTX-CM
Common mode return loss
ZTX-DIFF-DC
DC differential TX impedance
80
40
75
100
120
200
ZTX-DC
Required TXP as well as TXN dc impedance during all
states
Ω
Transmitter dc impedance
CTX
All transmitters are ac-coupled and are required on the
PWB.
nF
AC coupling capacitor
(3) A TTX-EYE = 0.75 UI provides for a total sum of deterministic and random jitter budget of TTX-JITTER-MAX = 0.25 UI for the transmitter
collected over any 250 consecutive TX UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median
and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It
must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter
points on either side is approximately equal as opposed to the averaged time value.
(4) Measured between 20% and 80% at transmitter package terminals into a test load for both VTXP and VTXN
.
(5) The transmitter input impedance results in a differential return loss greater than or equal to 12 dB and a common mode return loss
greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input
levels. The reference impedance for return loss measurements is 50 Ω to ground for both the P and N lines. Note that the series
capacitors CTX is optional for the return loss measurement.
176
Electrical Characteristics
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
11.4 PCI Express Differential Receiver Input Ranges
PARAMETER
TERMINALS
MIN
NOM
MAX UNIT
COMMENTS
UI
Each UI is 400 ps ±300 ppm. UI does not account for
SSC dictated variations. See
RXP, RXN
399.88
400
400.12
ps
V
(1)
Unit interval
VRX-DIFFp-p
Differential input peak-to-peak voltage
(2)
RXP, RXN
RXP, RXN
0.175
0.4
1.200
VRX-DIFFp-p = 2*|VRXP – VRXN, | See
.
The maximum interconnect media and transmitter jitter
TRX-EYE
Minimum receiver eye width
UI
that can be tolerated by the receiver is derived as
(3)
TRX-MAX-JITTER = 1 – TRX-EYE = 0.6 UI See (2) and
.
Jitter is defined as the measurement variation of the
crossing points (VRX-DIFFp-p = 0 V) in relation to
recovered TX UI. A recovered TX UI is calculated over
3500 consecutive UIs of sample data. Jitter is
TRX-EYE-MEDIAN-to-MAX-JITTER
Maximum time between the jitter median
and maximum deviation from the median
RXP, RXN
0.3
UI
measured using all edges of the 250 consecutive UIs
in the center of the 3500 UIs used for calculating the
(3)
TX UI. See (2) and
.
VRX-CM-ACp
AC peak common mode input voltage
VRX-CM-ACp = RMS(|VRXP + VRXN|/2 – VRX-CM-DC)
(2)
RXP, RXN
RXP, RXN
150
mV
dB
VRX-CM-DC = DC(avg) of |VRXP + VRXN|/2. See
.
Measured over 50 MHz to 1.25 GHz with the P and N
RLRX-DIFF
Differential return losse
10
6
lines biased at +300 mV and –300 mV, respectively.
(4)
See
.
Measured over 50 MHz to 1.25 GHz with the P and N
RLRX-CM
Common mode return loss
RXP, RXN
dB
lines biased at +300 mV and –300 mV, respectively.
(4)
See
.
ZRX-DIFF-DC
DC differential input impedance
RX dc differential mode impedance See (4)
.
RXP, RXN
RXP, RXN
RXP, RXN
RXP, RXN
80
40
100
50
120
60
Ω
Ω
Required RXP as well as RXN dc impedance (50Ω
ZRX-DC
DC input impedance
(5)
}20% tolerance). See (2) and
.
ZRX-HIGH-IMP-DC
Powered down dc input impedance
Required RXP as well as RXN dc impedance when
the receiver terminations do not have power. See
200
65
kΩ
mV
(6)
.
VRX-IDLE-DET-DIFFp-p
Electrical idle detect threshold
VRX-IDLE-DET-DIFFp-p = 2*|VRXP – VRXN| measured at the
receiver package terminals
175
10
An unexpected electrical idle
(VRX-DIFFp-p < VRX-IDLE-DET-DIFFp-p) must be recognized
no longer than
TRX-IDLE-DET-DIFF-ENTER-TIME to signal an unexpected idle
condition.
TRX-IDLE-DET-DIFF-ENTER-TIME
Unexpected electrical idle enter detect
threshold integration time
RXP, RXN
ms
(1) No test load is necessarily associated with this value.
(2) Specified at the measurement point and measured over any 250 consecutive UIs. A test load must be used as the RX device when
taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, then the TX UI recovered from
3500 consecutive UI is used as a reference for the eye diagram.
(3) A TRX-EYE = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect
collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the
median and the maximum deviation from the median is less than half of the total UI jitter budget collected over any 250 consecutive TX
UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of
jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived
from the same reference clock, then the TX UI recovered from 3500 consecutive UIs must be used as the reference for the eye
diagram.
(4) The receiver input impedance results in a differential return loss greater than or equal to 15 dB with the P line biased to 300 mV and the
N line biased to .300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50
MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss
measurements for is 50 . to ground for both the P and N line (i.e., as measured by a Vector Network Analyzer with 50-. probes). The
series capacitors CTX is optional for the return loss measurement.
(5) Impedance during all link training status state machine (LTSSM) states. When transitioning from a PCI Express reset to the detect state
(the initial state of the LTSSM) there is a 5-ms transition time before receiver termination values must be met on the unconfigured lane
of a port.
(6) The RX dc common mode impedance that exists when no power is present or PCI Express reset is asserted. This helps ensure that the
receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above
the RX ground.
Submit Documentation Feedback
Electrical Characteristics
177
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
11.5 PCI Express Differential Reference Clock Input Ranges(1)
PARAMETER
TERMINALS
MIN
NOM
MAX
UNIT
COMMENTS
fIN-DIFF
REFCLK+
REFCLK–
The input frequency is 100 MHz + 300 ppm and –2800
ppm including SSC-dictated variations.
100
MHz
Differential input frequency
fIN-SE
Single-ended input
frequency
REFCLK+
The input frequency is 125 MHz + 300 ppm and –300
ppm.
125
MHz
V
VRX-DIFFp-p
Differential input
peak-to-peak voltage
REFCLK+
REFCLK–
0.175
1.200
VRX-DIFFp-p = 2*|VREFCLK+ – VREFCLK-|R
REFCLK+
REFCLK+
Single-ended, reference clock mode high-level input
voltage
VIH-SE
VIL-SE
0.7 VDD_33
0
VDD_33
V
V
Single-ended, reference clock mode low-level input
voltage
0.3 VDD_33
VRX-CM-ACp
AC peak common mode
input voltage
REFCLK+
REFCLK–
VRX-CM-ACp = RMS(|VREFCLK+ + VREFCLK-|/2 VRX-CM-DC
VRX-CM-DC = DC(avg) of
|VREFCLK+ + VREFCLK-|/2
)
140
mV
REFCLK+
REFCLK–
Differential and single-ended waveform input duty
cycle
Duty cycle
40%
60%
ZRX-DIFF-DC
DC differential input
impedance
REFCLK+
REFCLK–
20
20
kΩ
kΩ
REFCLK± dc differential mode impedance
ZRX-DC
DC input impedance
REFCLK+
REFCLK–
REFCLK+ dc single-ended mode impedance
(1) The XIO2213A is compliant with the defined system jitter models for a PCI-Express reference clock and associated TX/RX link. These
system jitter models are described in the PCI-Express Jitter Modeling, Revision 1.0RD document. Any usage of the XIO2213A in a
system configuration that does not conform to the defined system jitter models requires the system designer to validate the system jitter
budgets.
11.6 Electrical Characteristics Over Recommended Operating Conditions (3.3-V I/O)
NOTE: This table applies to PERST, WAKE, REFCLK_SEL, GRST, GPIO7:0, CNA, PC2:0, and all RSVD terminals.
PARAMETER
High-level input voltage(1)
VIL Low-level input voltage
Input voltage
OPERATION
VDD_33
TEST CONDITIONS
MIN
MAX
VDD_33
UNIT
V
VIH
VIL
VI
0.7 VDD_33
(1)
VDD_33
0
0
0
0
0.3 VDD_33
VDD_33
V
V
VO
Output voltage(2)
VDD_33
V
tT
Input transition time (trise and tfall
Input hysteresis(3)
)
25
ns
V
Vhys
VOH
VOL
IOZ
IOZP
0.3 VDD_33
High-level output voltage
Low-level output voltage
High-impedance, output current(2)
VDD_33
VDD_33
VDD_33
IOH = –4 mA
0.8 VDD_33
V
IOL = 4 mA
0.22 VDD_33
±20
V
VI = 0 to VDD_33
VI = 0 to VDD_33
µA
µA
High-impedance, output current with internal VDD_33
pullup or pulldown resistor(4)
±100
II
Input current(5)
VDD_33
VI = 0 to VDD_33
±1
µA
(1) Applies to external inputs and bidirectional buffers.
(2) Applies to external outputs and bidirectional buffers.
(3) Applies to PERST and GRST.
(4) Applies to GRST (pullup resistor) and most GPIO (pullup resistor).
(5) Applies to external input buffers.
178
Electrical Characteristics
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
11.7 Electrical Characteristics Over Recommended Operating Conditions (PHY Port
Driver)
PARAMETER
VOD 1394a differential output voltage
1394b differential output voltage
TEST CONDITIONS
56 Ω, See Figure 11-1
MIN
TYP
MAX UNIT
172
265
mV
700
IDIFF Driver difference current. TPA+, TPA–, TPB+,
TPB–
Drivers enabled, speed signaling off
S200 speed signaling enabled
S400 speed signaling enabled
Drivers disabled
–1.05(1)
–4.84(2)
–12.4(2)
1.05(1)
–2.53(2)
–8.1(2)
20
mA
mA
mA
ISP20 Common-mode speed signaling current. TPB+,
TPB–
0
ISP40 Common-mode speed signaling current. TPB+,
TPB–
0
VOFF Off state differential voltage
VCM 1394b common-mode voltage
mV
V
1.5
(1) Limits defined as algebraic sum of TPA+ and TPA- driver currents. Limits also apply to algebraic sum of TPB+ and TPB- driver currents.
(2) Limits defined as absolute limit of each of TPB+ and TPB- driver currents.
TPAx+
TPBx+
56 W
TPAx-
TPBx-
Figure 11-1. Test Load Diagram
11.8 Switching Characteristics for PHY Port Driver
PARAMETER
Jitter, transmit
TEST CONDITIONS
Between TPA and TPB
MIN
TYP
MAX
±0.15
±0.1
1.2
UNIT
ns
Skew, transmit
Between TPA and TPB
10% to 90%, at 1394 connector
90% to 10%, at 1394 connector
50% to 50%
ns
tr
TP differential rise time, transmit
TP differential fall time, transmit
0.5
0.5
2.5
ns
tf
1.2
ns
tsu
Setup time, CTL0, CTL1, D1-D7, LREQ until
PCLK - 1394a-2000
ns
th
Hold time, CTL0, CTL1, D1-D7, LREQ after
PCLK - 1394a-2000
50% to 50%
50% to 50%
50% to 50%
50% to 50%
0
2.5
1
ns
ns
ns
ns
tsu
th
Setup time, CTL0, CTL1, D1-D7, LREQ until
PCLK - 1394b
Hold time, CTL0, CTL1, D1-D7, LREQ after
PCLK - 1394b
td
Delay tim, PCLK until CTL0, CTL1, D1-D7,
PINT
0.5
7
Submit Documentation Feedback
Electrical Characteristics
179
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
11.9 Electrical Characteristics Over Recommended Operating Conditions PHY Port
Receiver
PARAMETER
TEST CONDITIONS
MIN TYP
MAX UNIT
4
7
kΩ
ZID
ZIC
Differential impedance
Drivers disabled
Drivers disabled
4
pF
kΩ
pF
20
Common-mode impedance
24
30
1
VTH-R
Receiver input threshold voltage
Drivers disabled
Drivers disabled
–30
0.6
mV
Cable bias detect threshold. TPBx
cable inputs
VTH-CB
V
Positive arbitration comparator
threshold voltage
89
168
–89
VTH+
VTH–
Drivers disabled
Drivers disabled
mV
mV
Negative arbitration comparator
threshold voltage
–168
VTH-SP200 Speed signal threshold
VTH-SP400 Speed signal threshold
TPBIAS-TPA common mode voltage, drivers disabled
TPBIAS-TPA common mode voltage, drivers disabled
49
131
396
mV
mV
314
11.10 Jitter/Skew Characteristics for 1394a PHY Port Receiver
PARAMETER
MIN
TYP
MAX UNIT
TPA, TPB cable inputs, S100 operation
±1.08
1394a Receive input jitter
1394a Receive input skew
TPA, TPB cable inputs, S200 operation
±0.5
±0.315
±0.8
ns
ns
TPA, TPB cable inputs, S400 operation
Between TPA and TPB cable inputs, S100 operation
Between TPA and TPB cable inputs, S200 operation
Between TPA and TPB cable inputs, S400 operation
±0.55
±0.5
11.11 Operating, Timing, and Switching Characteristics of XI
PARAMETER
MIN
TYP
MAX
UNIT
V
VIH
VIL
High-level input voltage
Low-level input voltage
Input clock frequency
Input clock frequency tolerance
Input slew rate
0.63 VDDA_33
0.33 VDDA_33
V
98.304
MHz
ppm
V/ns
<100
4
0.2
Input clock duty cycle
40%
60%
11.12 Electrical Characteristics Over Recommended Operating Conditions (1394a
Miscellaneous I/O)
PARAMETER
Power status threshold CPS input(1)
TEST CONDITIONS
400-kΩ resistor(1)
At rated IO current
MIN
4.7
TYP
MAX
7.5
UNIT
V
VTH
VO
IO
TPBIAS output voltage
1.665
–5.6
2.015
1.3
V
TPBIAS output current
mA
(1) Measure at cable power side of resistor.
180
Electrical Characteristics
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
www.ti.com
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
12 Glossary
ACRONYM
BIST
ECRC
EEPROM
GP
DEFINTION
Built-in slef test
End-to-end cyclic redundancy code
Electrically erasable programmable read-only memory
General purpose
GPIO
ID
General-purpose input output
Identification
IF
Interface
IO
Input output
I2S
Inter IC sound
LPM
LSB
MSB
MSI
Link power management
Least significant bit
Most significant bit
Message signaled interrupts
Peripheral component interface
PCI power management event
Quality-of-service
PCI
PME
QoS
RX
Receive
SCL
SDA
TC
Serial-bus clock
Serial-bus data
Traffic class
TLP
TX
Transaction layer packet or protocol
Transmit
VC
Virtual channel
WRR
Weighted round-robin
Submit Documentation Feedback
Glossary
181
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
13 Mechanical Data
The XIO2213A device is available in a 167-ball ZAY PBGA. The following figures show the mechanical
dimensions for the package.
182
Mechanical Data
Submit Documentation Feedback
XIO2213A PCI Express to 1394b OHCI with 3-Port PHY
SCPS183A–OCTOBER 2007–REVISED MARCH 2008
www.ti.com
184
Mechanical Data
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
1-Mar-2010
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
XIO2213AZAY
NRND
NFBGA
ZAY
167
160 Green (RoHS &
no Sb/Br)
SNAGCU
Level-3-260C-168 HR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
www.ti.com/audio
Data Converters
DLP® Products
Automotive
www.ti.com/automotive
www.ti.com/communications
Communications and
Telecom
DSP
dsp.ti.com
Computers and
Peripherals
www.ti.com/computers
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
Consumer Electronics
Energy
www.ti.com/consumer-apps
www.ti.com/energy
Logic
Industrial
www.ti.com/industrial
Power Mgmt
Microcontrollers
RFID
power.ti.com
Medical
www.ti.com/medical
microcontroller.ti.com
www.ti-rfid.com
Security
www.ti.com/security
Space, Avionics &
Defense
www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions www.ti.com/lprf
Video and Imaging
Wireless
www.ti.com/video
www.ti.com/wireless-apps
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明