TMP709AQDBVRQ1 [TI]
采用 SOT 封装、具有引脚可选 2°C 和 10°C 迟滞的汽车类、±3°C 温度开关 | DBV | 5 | -40 to 125;
| 型号： | TMP709AQDBVRQ1 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 采用 SOT 封装、具有引脚可选 2°C 和 10°C 迟滞的汽车类、±3°C 温度开关 | DBV | 5 | -40 to 125 开关 光电二极管 |
| 文件： | 总20页 (文件大小：1024K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Sample &
Buy
Support &
Community
Product
Folder
Tools &
Software
Technical
Documents
TMP709-Q1
SBOS829 –DECEMBER 2016
TMP709-Q1 Automotive, Resistor-Programmable Temperature Switch in SOT Package
1 Features
3 Description
The TMP709-Q1 is
programmable temperature switch with a temperature
threshold that is set by just one external resistor
within the entire operating range. The TMP709-Q1
provides an open-drain, active-low output and has a
2.7-V to 5.5-V supply-voltage range.
a
fully-integrated, resistor-
1
•
•
Qualified for Automotive Applications
AEC-Q100 Qualified With the Following Results:
–
Device Temperature Grade 1: –40°C to 125°C
Ambient Operating Temperature Range
–
–
Device HBM ESD Classification Level 3A
Device CDM ESD Classification Level C6
The temperature threshold accuracy is typically
±0.5°C, with a maximum of ±3.5°C (60°C to 100°C).
The quiescent current consumption is typically 40 μA.
Hysteresis is pin-selectable to 2°C or 10°C.
•
•
Threshold Accuracy:
–
–
±0.5°C Typical
±3.5°C Maximum (60°C to 100°C)
The TMP709-Q1 is available in a 5-pin, SOT-23
package.
Temperature Threshold Set By 1% External
Resistor
Device Information(1)
•
•
•
•
•
•
Low Quiescent Current: 40 μA Typical
Open-Drain, Active-Low Output Stage
Pin-Selectable 2°C or 10°C Hysteresis
Reset Operation Specified at VCC = 0.8 V
Supply Range: 2.7 V to 5.5 V
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TMP709-Q1
SOT-23 (5)
2.90 mm x 1.60 mm
(1) For all available packages, see the package option addendum
at the end of the datasheet.
Package: 5-Pin SOT-23
2 Applications
•
•
•
•
•
Computers (Laptops and Desktops)
Servers
Industrial and Medical Equipment
Storage Area Networks
Automotive
Typical Application
150 ꢀ
2.7 V to 5.5 V
0.1 …F
470 kꢀ
VCC
VCC
OT
TMP709
Microprocessor
GND
SET
GND
HYST
RSET
Copyright © 2016, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TMP709-Q1
SBOS829 –DECEMBER 2016
www.ti.com
Table of Contents
7.4 Device Functional Modes.......................................... 8
Applications and Implementation ........................ 9
8.1 Application Information.............................................. 9
8.2 Typical Application ................................................... 9
Power Supply Recommendations...................... 11
1
2
3
4
5
6
Features.................................................................. 1
8
Applications ........................................................... 1
Description ............................................................. 1
Revision History..................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 4
6.5 Electrical Characteristics........................................... 5
6.6 Typical Characteristics.............................................. 6
Detailed Description .............................................. 7
7.1 Overview ................................................................... 7
7.2 Functional Block Diagram ......................................... 7
7.3 Feature Description................................................... 8
9
10 Layout................................................................... 11
10.1 Layout Guidelines ................................................. 11
10.2 Layout Example .................................................... 11
10.3 Thermal Considerations........................................ 11
11 Device and Documentation Support ................. 12
11.1 Receiving Notification of Documentation Updates 12
11.2 Community Resources.......................................... 12
11.3 Trademarks........................................................... 12
11.4 Electrostatic Discharge Caution............................ 12
11.5 Glossary................................................................ 12
7
12 Mechanical, Packaging, and Orderable
Information ........................................................... 12
4 Revision History
DATE
REVISION
NOTES
December 2016
*
Initial release.
2
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TMP709-Q1
TMP709-Q1
www.ti.com
SBOS829 –DECEMBER 2016
5 Pin Configuration and Functions
DBV Package
5-Pin SOT-23
Top View
SET
GND
OT
1
2
3
5
4
VCC
HYST
Not to scale
Pin Functions
PIN
TYPE
DESCRIPTION
NAME
GND
HYST
OT
NO.
2
Analog power Device ground
4
Digital input Hysteresis selection. For 10°C, HYST = VCC; for 2°C, HYST = GND.
Digital output Open-drain, active low output
3
SET
1
Analog input Temperature set point. Connect an external 1% resistor between SET and GND.
Analog power Power-supply voltage (2.7 V to 5.5 V)
VCC
5
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: TMP709-Q1
TMP709-Q1
SBOS829 –DECEMBER 2016
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN
–0.3
–0.3
–0.3
MAX
UNIT
Supply, VCC
6
VCC + 0.3
6
Voltage
Input, SET and HYST
Output, OT
Input
V
20
Current
mA
°C
Output
20
Operating, TA
Junction, TJ
Storatge, Tstg
–40
–65
125
150
150
Temperature
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
±4000
±1000
UNIT
Human-body model (HBM), per AEC Q100-002(1)
Charged-device model (CDM), per AEC Q100-011
V(ESD)
Electrostatic discharge
V
(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
2.7
0
NOM
MAX
5.5
UNIT
V
VCC
TA
Supply voltage
Operating temperature
125
°C
6.4 Thermal Information
TMP709-Q1
THERMAL METRIC(1)
DBV (SOT-23)
5 PINS
217.9
86.3
UNIT
RθJA
Junction-to-ambient thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
RθJC(top)
RθJB
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
44.6
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
4.4
ψJB
43.8
RθJC(bot)
N/A
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
4
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TMP709-Q1
TMP709-Q1
www.ti.com
SBOS829 –DECEMBER 2016
6.5 Electrical Characteristics
at TA = 0°C to 125°C and VCC = 2.7 V to 5.5 V (unless otherwise noted)
PARAMETER
POWER SUPPLY
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VCC = 5 V
40
40
55
55
µA
µA
ICC
Supply current
VCC = 2.7 V
TEMPERATURE
TE
Temperature error
TA = 60°C to 100°C
±0.5
±3.5
0.3 × VCC
VCC
°C
DIGITAL INPUT (HYST)
VIH
VIL
CIN
High-level input voltage
0.7 × VCC
V
V
Low-level input voltage
Input capacitance
10
1
pF
ANALOG INPUT (SET)
VIN
Input voltage range
Input leakage current
0
5
V
Ilkg_in
µA
DIGITAL OPEN-DRAIN OUTPUT (OT)
I(OT_SINK)
Ilkg(OT)
Output sink current
VOT = 0.3 V
VOT = VCC
12
1
mA
µA
Output leakage current
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: TMP709-Q1
TMP709-Q1
SBOS829 –DECEMBER 2016
www.ti.com
6.6 Typical Characteristics
at TA = 25°C and VCC = 2.7 V to 5.5 V (unless otherwise noted)
48
100
90
80
70
60
50
40
30
20
10
0
VCC = 5 V
46
44
42
40
38
36
34
VCC = 2.7 V
RSET = 0 W
0
20
40
60
80
100
120
140
0
20
40
60
80
100
120
140
Temperature (°C)
Trip Temperature (°C)
Figure 1. Supply Current vs Temperature
Figure 2. RSET vs Trip Temperature
14
12
10
8
1.5
1
0.5
0
10°C Hysteresis
2°C Hysteresis
6
-0.5
-1
4
2
0
-1.5
0
20
40
60
80
100
120
140
0
20
40
60
80
100
120
140
Trip Temperature (°C)
Trip Temperature (°C)
Figure 3. Hysteresis vs Trip Temperature
Figure 4. Temperature Error vs Trip Temperature
6
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TMP709-Q1
TMP709-Q1
www.ti.com
SBOS829 –DECEMBER 2016
7 Detailed Description
7.1 Overview
The TMP709-Q1 is a fully-integrated, resistor-programmable temperature switch that incorporates two
temperature-dependent voltage references and one comparator. One voltage reference exhibits a positive
temperature coefficient (tempco), and the other voltage reference exhibits a negative tempco. The temperature at
which both voltage references are equal determines the temperature trip point.
The Functional Block Diagram shows the comparator, the NFET open-drain device connected to the OT pin, the
positive tempco reference using the external RSET resistor, the negative tempco reference, and the hysteresis
control. The voltage of the positive tempco reference is controlled by external resistor RSET
.
7.2 Functional Block Diagram
2.7 V to 5.5 V
VCC
Hysteresis
Control
HYST
RPULLUP
Positive
SET
OT
Tempco
Reference
RSET
Negative
Tempco
Reference
TMP709
GND
Copyright © 2016, Texas Instruments Incorporated
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: TMP709-Q1
TMP709-Q1
SBOS829 –DECEMBER 2016
www.ti.com
7.3 Feature Description
7.3.1 Temperature Switch
The TMP709-Q1 temperature threshold is programmable from 0°C to 125°C and is set by an external 1%
resistor from the SET pin to the GND pin. The TMP709-Q1 has an open-drain, active-low output structure that
easily interfaces with a microprocessor.
The TMP709-Q1 reaches the temperature trip point when the voltage from the positive tempco reference
exceeds the voltage from the negative tempco reference. This difference causes the output of the comparator to
switch from logic 0 to logic 1. The comparator output drives the gate of the NFET open-drain device, and pulls
the voltage on the OT pin from logic 1 to logic 0 under these conditions; in other words, the output trips.
Furthermore, the logic 1 output from the comparator causes the hysteresis control to increase the voltage of the
positive tempco reference by an amount set by the logic setting on the HYST pin (10°C for logic 1 on the HYST
pin; 2°C for logic 0 on the HYST pin). Increase the voltage of the positive tempco reference after the TMP709-Q1
trips to stop the TMP709-Q1 from untripping (voltage on the OT pin changing from logic 0 to logic 1) until the
local temperature reduces by the amount set by the HYST pin. After the local temperature reduces, and the
voltage from the positive tempco reference is less than the voltage from the negative tempco reference, the
output of the comparator switches from logic 1 to logic 0. This condition causes the voltage on the OT pin to
change from logic 0 to logic 1 (device untrips).
7.3.2 Hysteresis Input
The HYST pin is a digital input that allows the input hysteresis to be set at either 10°C (when HYST = VCC) or
2°C (when HYST = GND). The hysteresis function keeps the OT pin from oscillating when the temperature is
near the threshold. Thus, always connect the HYST pin to either VCC or GND. Other input voltages on this pin
can cause abnormal supply currents or a device malfunction.
7.3.3 Set-Point Resistor (RSET
)
Set the temperature threshold by connecting RSET from the SET pin to GND. The value of RSET is determined
using either Figure 2 or Equation 1:
RSET (kΩ) = 0.0012T2 – 0.9308T + 96.147
where
•
T = temperature threshold in degrees Celsius.
(1)
7.4 Device Functional Modes
The TMP709-Q1 device has a single functional mode. Normal operation for the TMP709-Q1 device occurs when
the power-supply voltage applied across the VCC and GND pins is within the specified operating range of 2.7 V
to 5.5 V.
8
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TMP709-Q1
TMP709-Q1
www.ti.com
SBOS829 –DECEMBER 2016
8 Applications and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TMP709-Q1 device is simple to configure. The only external components that the device requires are a
bypass capacitor and pullup resistor. Power-supply bypassing is strongly recommended. Use a 0.1-µF capacitor
placed as close as possible to the VCC supply pin. To minimize the internal power dissipation of the TMP709-Q1
family of devices, use a pullup resistor value greater than 10 kΩ from the OT pin to the VCC pin. See the
Hysteresis Input section for hysteresis configuration, and the Set-Point Resistor (RSET) section for configuring the
temperature threshold.
8.2 Typical Application
2.7 V to 5.5 V
150 ꢀ
0.1 …F
470 kꢀ
VCC HYST
OT
VCC
TMP709
Microprocessor
GND
SET
GND
RSET
Copyright © 2016, Texas Instruments Incorporated
Figure 5. Overtemperature Protection for a 60°C Trip Point
8.2.1 Design Requirements
For this design example, a 2.7-V to 5.5-V power supply, 60°C trip point, and 10°C hysteresis are used.
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: TMP709-Q1
TMP709-Q1
SBOS829 –DECEMBER 2016
www.ti.com
Typical Application (continued)
8.2.2 Detailed Design Procedure
Connect the HYST pin to VCC for 10°C hysteresis. For a 60°C temperature threshold, see the Set-Point Resistor
(RSET) section to compute an ideal RSET resistor value of 44.619 kΩ. Select the closest standard value resistor
available; in this case, 44.2 kΩ. Use a 10-kΩ pullup resistor from the OT pin to the VCC pin. To minimize power,
a larger-value pullup resistor can be used, but must not exceed 470 kΩ. Place a 0.1-μF bypass capacitor close to
the TMP709-Q1 device in order to reduce noise coupled from the power supply.
8.2.3 Application Curves
Figure 6 shows an example of the hysteresis feature. The HYST pin is connected to VCC, so the TMP709-Q1
device is configured for 10°C of hysteresis. The device is configured for a 60°C trip temperature by the RSET
resistor value; therefore, the OT output asserts low when the 60°C threshold is exceeded. The OT output
remains asserted low until the sensor reaches 50°C.
OUT
VS
T(TRIP)
50°C
60°C
Figure 6. TMP709-Q1 Hysteresis Function
10
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TMP709-Q1
TMP709-Q1
www.ti.com
SBOS829 –DECEMBER 2016
9 Power Supply Recommendations
The TMP709-Q1 low supply current and supply range allow this device to be powered from many sources. Any
significant noise on the VCC pin can result in a trip-point error. Minimize this noise by low-pass filtering the
device supply (VCC) using a 150-Ω resistor and a 0.1-μF capacitor.
10 Layout
10.1 Layout Guidelines
The TMP709-Q1 is extremely simple to lay out. Figure 7 shows the recommended board layout.
10.2 Layout Example
VIA to ground plane
VIA to power plane
RSET
150 ꢀ
SET
GND
OT
VCC
0.1 …F
HYST
Figure 7. Recommended Layout
10.3 Thermal Considerations
The TMP709-Q1 quiescent current is typically 40 μA. The device dissipates negligible power when the output
drives a high-impedance load. Thus, the die temperature is the same as the package temperature. In order to
maintain accurate temperature monitoring, provide a good thermal contact between the TMP709-Q1 package
and the device being monitored. The rise in die temperature as a result of self-heating is given by Equation 2:
ΔTJ = PDISS × θJA
where
•
•
PDISS = power dissipated by the device.
θJA = package thermal resistance. Typical thermal resistance for SOT-23 package is 217.9°C/W.
(2)
To limit the effects of self-heating, keep the output current at a minimum level.
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: TMP709-Q1
TMP709-Q1
SBOS829 –DECEMBER 2016
www.ti.com
11 Device and Documentation Support
11.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
12
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TMP709-Q1
PACKAGE OPTION ADDENDUM
www.ti.com
11-Feb-2022
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
TMP709AQDBVRQ1
TMP709AQDBVTQ1
ACTIVE
SOT-23
SOT-23
DBV
DBV
5
5
3000 RoHS & Green
250 RoHS & Green
SN
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
-40 to 125
-40 to 125
709Q
709Q
PREVIEW
SN
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
11-Feb-2022
OTHER QUALIFIED VERSIONS OF TMP709-Q1 :
Catalog : TMP709
•
NOTE: Qualified Version Definitions:
Catalog - TI's standard catalog product
•
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
24-Apr-2020
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TMP709AQDBVRQ1
SOT-23
DBV
5
3000
178.0
9.0
3.3
3.2
1.4
4.0
8.0
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
24-Apr-2020
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SOT-23 DBV
SPQ
Length (mm) Width (mm) Height (mm)
180.0 180.0 18.0
TMP709AQDBVRQ1
5
3000
Pack Materials-Page 2
PACKAGE OUTLINE
DBV0005A
SOT-23 - 1.45 mm max height
S
C
A
L
E
4
.
0
0
0
SMALL OUTLINE TRANSISTOR
C
3.0
2.6
0.1 C
1.75
1.45
1.45
0.90
B
A
PIN 1
INDEX AREA
1
2
5
(0.1)
2X 0.95
1.9
3.05
2.75
1.9
(0.15)
4
3
0.5
5X
0.3
0.15
0.00
(1.1)
TYP
0.2
C A B
NOTE 5
0.25
GAGE PLANE
0.22
0.08
TYP
8
0
TYP
0.6
0.3
TYP
SEATING PLANE
4214839/G 03/2023
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.25 mm per side.
5. Support pin may differ or may not be present.
www.ti.com
EXAMPLE BOARD LAYOUT
DBV0005A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
(1.9)
2
3
2X (0.95)
4
(R0.05) TYP
(2.6)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
EXPOSED METAL
EXPOSED METAL
0.07 MIN
ARROUND
0.07 MAX
ARROUND
NON SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4214839/G 03/2023
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
DBV0005A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
(1.9)
2
3
2X(0.95)
4
(R0.05) TYP
(2.6)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X
4214839/G 03/2023
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明