TLK1002ARGER [TI]
DUAL SIGNAL CONDITIONING TRANSCEIVER; 双信号调理收发器
| 型号： | TLK1002ARGER |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | DUAL SIGNAL CONDITIONING TRANSCEIVER |
| 文件： | 总16页 (文件大小：618K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
FEATURES
•
No External Filter Components Required for
PLLs
•
Fully Integrated Signal Conditioning
Transceiver
•
•
•
Supports Loop-Back Modes
•
•
•
1.0–1.3 Gbps Operation
Temperature Rating 0°C to 70°C
Low Power CMOS Design (<300 mW)
Small Footprint 4 mm × 4 mm 24-Lead QFN
Package
High Differential Output Voltage Swing
(1600 mVp-p typical)
APPLICATIONS
•
•
•
•
•
•
400 mVp-p Differential Input Sensitivity
High Input Jitter Tolerance 0.606 UI
Single 1.8 V Power Supply
Resynchronization in Both Directions for
1.25 Gbps Links
Repeater for 1.0625 Gbps Applications
•
2.5 V Tolerant Control Inputs
Differential VML Transmit Outputs With No
External Components Necessary
DESCRIPTION
TLK1002A is a single-chip dual signal conditioning transceiver.
This chip supports data rates from 1.0 Gbps up to 1.3 Gbps. An on-chip clock generation phase-locked loop
(PLL) generates the required half-rate clock from an externally applied reference clock. This reference clock
equals approximately one tenth of the data rate. It may be off frequency from both received data streams by up
to ±200 ppm.
Both data paths are implemented identical. The implemented input buffers provide an input sensitivity of 400
mVp-p differential.
The data paths tolerate up to 0.606 UI total input jitter. Signal retiming is performed by means of phase-locked
loop (PLL) circuits. The retimed output signals are fed to VML output buffers, which provide output amplitudes of
typical 1600mVp-p differential across the external 2x50 Ω load.
TLK1002A only requires a single 1.8 V supply voltage. Robust design avoids the necessity of special off-chip
supply filtering.
Advanced low power CMOS design leads to low power consumption.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
BLOCK DIAGRAM
A simplified block diagram of the TLK1002A circuit is shown in Figure 1. The main circuit parts are described in
detail below.
input buffer
VML output
stage
MUX
RXA+
RXA−
+
buffer
2
2
DIN
DOUT
TXB+
TXB−
signal
conditioning PLL
I1
Q
Q
2
−
Q
I2
SEL
ICLK
QCLK
amplifier
stage
2
2
RCLK
RCLK
low−noise
ICLK
half−rate clock
synthesizer PLL
2
QCLK
VML output
ICLK
QCLK
MUX
buffer
input buffer
stage
TXA+
TXA−
I1
signal
conditioning PLL
Q
Q
2
+
RXB+
RXB−
Q
2
2
I2
SEL
DOUT
DIN
-
reference voltage and
bias current generation
VDD
GND
ENA
LBA
VDD
GND
LBB
ENB
Figure 1. Simplified Block Diagram of the TLK1002A Transceiver
DATA PATHS
The serial input data streams are connected to the input ports RXA+/RXA– or RXB+/RXB– respectively. The
input stages provide on-chip differential 100-Ω termination. The outputs of the input buffer stages are connected
to the signal conditioning PLL circuits.
The PLL output signals are fed to multiplexer (MUX) stages, which are used to redirect the data signals if loop
back mode is selected.
The multiplexer stages are connected to the output ports TXB+/TXB– or TXA+/TXA– , respectively, by means of
VML output buffer stages. To enable the output buffer stages, ENA and ENB, which are internally pulled up,
must be at high level (VDD).
The loop back modes are enabled by means of the control-inputs LBA and LBB, which are implemented as
active low inputs with integrated pull-up resistors. If LBA is set to low level, the input data applied to the input port
RXA+/RXA– is retimed and fed to both output ports TXB+/TXB– and TXA+/TXA–. If LBB is pulled low, the
retimed input data signal applied to RXB+/RXB– is available at TXA+/TXA– and TXB+/TXB–.
If a logic low signal is applied to both loop back control inputs the retimed signal connected to RXA+/RXA–
appears at TXA+/TXA–, while the retimed signal applied to RXB+/RXB– is fed to TXB+/TXB–.
2
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
DATA PATHS (continued)
LOW-NOISE HALF-RATE CLOCK GENERATION PLL
In order to achieve the low power requirements, an on-chip half-rate clock synthesizer PLL is implemented. It
generates the internally used inphase and quadrature clock signals with 5 times the reference clock frequency.
The required reference clock frequency equals approximately one tenth of the data rate. It may be off frequency
from both transmit and receive data streams by up to ±200 ppm.
A valid reference clock must be connected to the RCLK pin to ensure proper operation. In case of a clock
absence of up to 4 cycles during clock switch over the CDR will independently re-acquire lock (i.e., without the
need of any reset signal), however during re-locking erroneous bits will be transmitted for a limited period of time.
The reference clock may contain jitter, in the order of about 80 psp-p. However, the jitter components below 10
MHz, which is the bandwidth of the clock generation PLL, must not exceed 40 psp-p
.
Increased reference clock jitter leads to increased output jitter as well as to reduced jitter tolerance.
CONTROL INPUTS
TLK1002A provides a total of four control inputs, which activate the VML output buffer stages and enable the
loop-back modes.
These control inputs may be driven from circuits using a different supply voltage. Thus, 2.5 V tolerance is
mandatory at these pins. All control inputs provide on-chip pull-up resistors to VDD.
REFERENCE VOLTAGE AND BIAS CURRENT GENERATION
The TLK1002A transceiver is supplied by a 1.8 V ±5% supply voltage connected to VDD. The voltage is referred
to ground (GND).
From this voltage all required reference voltages and bias currents are derived by means of the reference voltage
and bias current generation block.
PACKAGE
For the TLK1002A a small footprint 4 mm × 4 mm 24-lead QFN package is used, with a lead pitch of 0.5 mm.
The pin out is shown below.
The thermal resistance of the package is about 47°C/W. At a total power consumption of 0.3 W assuming an
ambient temperature of 70°C, the maximum junction temperature is below 85°C.
PIN OUT
RGE PACKAGE
(TOP VIEW)
24 232221 20 19
RXA−
RXA+
GND
GND
TXA+
TXA−
RXB−
RXB+
GND
GND
TXB+
TXB−
1
2
3
4
5
6
18
17
16
15
14
13
TLK1002A
7 8 9 10 1112
3
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
TERMINAL FUNCTIONS
TERMINAL
NO.
TYPE
DESCRIPTION
NAME
RXA–
RXA+
1
2
In
In
Inverted data input A. On board AC coupled. On-chip 100-Ω differential terminated to RXA+.
Non-inverted data input A. On board AC coupled. On-chip 100-Ω differential terminated to RXA–.
3, 4, 7, 12, 15,
16,19, 24, EP
GND
Supply
Circuit ground. The exposed die pad (EP) must be grounded.
5
6
8
TXA+
TXA–
RCLK
VML-out
VML-out
CMOS-in
Retimed non-inverted data output A. On board AC coupled.
Retimed inverted data output A. On board AC coupled.
Reference clock input. Self biased for AC coupling. This input is 2.5 V tolerant.
Enable A, on-chip pulled up to VDD. When set to high level, the VML output buffer driving the
TXA+/TXA– port is enabled. This input is 2.5 V tolerant.
9
ENA
ENB
CMOS-in
CMOS-in
Enable B, on-chip pulled up to VDD. When set to high level, the VML output buffer driving the
TXB+/TXB– port is enabled. This input is 2.5 V tolerant
10
11, 20, 23
VDD
Supply
VML-out
VML-out
In
1.8 V ±5% supply voltage
13
14
17
18
TXB–
TXB+
RXB+
RXB–
Retimed inverted data output B. On board AC coupled.
Retimed non-inverted data output B. On board AC coupled.
Non-inverted data input B. On board AC coupled. On-chip 100-Ω differential terminated to RXB–.
Inverted data input B. On board AC coupled. On-chip 100-Ω differential terminated to RXB+.
Loop back B, on-chip pulled up to VDD. When pulled to low level, loop back mode B is enabled
In
21
22
LBB
LBA
CMOS-in
CMOS-in
The input data applied to the input port RXB+/RXB– is retimed and fed to both output ports
TXA+/TXA– and TXB+/TXB–. This input is 2.5 V tolerant.
Loop back A, on-chip pulled up to VDD. When pulled to low level, loop back mode A is enabled
The input data applied to the input port RXA+/RXA– is retimed and fed to both output ports
TXB+/TXB– and TXA+/TXA–. This input is 2.5 V tolerant.
4
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)(1)
VALUE
VDD
Supply voltage(2)
–0.3 V to 2.5 V
VCMOS
Voltage range at CMOS input terminals (ENA, ENB, LBA, LBB, RCLK)(2)
–0.3 V to 3.0 V
2k V (HBM)
Electrical discharge
TA
Characterized free-air temperature range (no airflow)
Storage temperature range
0°C to 70°C
TSTG
–65°C to 85°C
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating
conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
MIN NOM
MAX UNIT
VDD
TA
Supply voltage
1.7
0
1.8
1.9
70
V
Ambient temperature (no airflow, no heatsink)
°C
5
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
DC ELECTRICAL CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
Supply voltage
Current from 1.8 V supply
TEST CONDITIONS
MIN TYP MAX UNIT
VDD
1.7
1.8
1.9
V
IVCC2
ENA = high, ENB = high,
158
mA
VDD = VDD,max PRBS 1.25 Gbps data on both inputs
VIL,CMOS Low level CMOS input voltage
VIH,CMOS High level CMOS input voltage
VDD= 1.8 V
–0.2
0.6
2.7
V
VDD = 1.8 V
VDD–0.6
V
IL,CMOS
IH,CMOS
RPU
Low level CMOS input current
High level CMOS input current
Integrated pull-up resistor to VDD
VDD = VDD,max, VIL = 0.0 V
VDD = VDD,min, VIH = 2.7 V
–120
165
µA
µA
kΩ
20
AC ELECTRICAL CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
DATA PATHS
ZD,IN
TJIN
Differential input impedance
Total input jitter
100
Ω
BER ≤ 10–12, 1.25 Gbps data
BER ≤ 10–12, 1.25 Gbps data
0.606
0.373
UI
DJIN
VCM,IN
vS,IN
vD,IN
X1IN
Y1IN
Y2IN
Deterministic input jitter
UIpp
mV
Common-mode input voltage
Single-ended input voltage swing
Differential input voltage swing
1200
800
200
400
1200 mVp-p
2400 mVp-p
1600
BER ≤ 10–12, 1.25 Gbps data,
See Figure 2
0.303
UI
mV
mV
ps
Input eye mask
200
1200
260
tR,OUT
tF,OUT
,
Output signal rise/fall time
Total output jitter
20% to 80%
150
TJOUT
1.25 Gbps input from 3.3G pattern
generator at 0 ppm
0.20
0.28
0.1
UI
DJOUT
Deterministic output jitter
1.25 Gbps input from 3.3G pattern
generator at 0 ppm
UIpp
VCM,OUT
vS,OUT
vD,OUT
X1OUT
X2OUT
Y1OUT
Y2OUT
tD
Common-mode output voltage
Single-ended output voltage swing
Differential output voltage
800
440
880
1000
800
1200
mV
1000 mVp-p
2000 mVp-p
1600
0.12
0.32
UI
UI
1.25 Gbps input from 3.3G pattern
generator at 0 ppm
See Figure 3
Output eye mask
440
mV
mV
ns
1000
25
RX to TX latency
(2)
tINI
Lock acquisition from link down
Lock recovery on link discontinuity
See (1) and
4
µs
(2)
tLCK
See
1.6
µs
(1) Assuming maximum initial CDR phase offset and maximum frequency difference between reference clock and input data.
(2) The output data may contain bit errors during lock-in time, dependent on the input-data sequence and the input-data jitter. However it is
assured, that the output-data does not contain bits with widths deviating significantly from the nominal bit width.
6
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
AC ELECTRICAL CHARACTERISTICS (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
REFERENCE CLOCK AC SPECIFICATIONS
VIL,RCLK
VIH,RCLK
vRCLK
Reference clock low level voltage
Reference clock high level voltage
Reference clock swing
DC coupled
DC coupled
AC coupled
AC coupled
–0.3
1.5
0.3
2.1
2.4
V
V
1.2
Vp-p
V
VIH,RCLK
Reference clock input threshold (self biasing)
Clock duty cycle
0.9
40%
300
60%
tR,RCLK
tF,RCLK
,
Rise / fall time
20% to 80%
1500
ps
f0,RCLK
Reference clock frequency(3)
Reference clock total jitter(4)
Baud/10
80
TJRCLK200
TJRCLK
Up to 10 MHz
40
psp-p
psp-p
ppm
∆fRCLK
Frequency difference between reference clock Reference clock and incoming data
–200
200
and incoming data signal
are off the nominal data rate but in
opposite direction
(3) Reference clock is not locked to the data frequency and may deviate by ∆ fRCLK
.
(4) The reference clock may contain jitter, in the order of about 80 psp-p. However, the jitter components below 10 MHz, which is the
bandwidth of the clock generation PLL, must not exceed 40 psp-p. Increased reference clock jitter leads to increased output jitter as well
as to reduced jitter tolerance.
Y2
Y2
Y1
Y1
0
0
−Y1
−Y1
−Y2
−Y2
0
X1
1−X1
1
0
X1
X2
1−X2 1−X1 1
Figure 2. Input Eye Mask
Figure 3. Output Eye Mask
OPERATIONAL MODES
NORMAL OPERATION MODE
In normal operation, the data signal at the RXA+/RXA– pins is applied to an input buffer stage, which drives a
signal conditioning PLL. The retimed output signal is connected to the output pins TXB+/TXB– by means of a
multiplexer stage and a VML output buffer.
On the other side, the input signal applied to the RXB+/RXB– pins is connected to a signal conditioning PLL by
means of an input buffer stage. The retimed output signal of the PLL is connected to the output pins TXA+/TXA–
using a multiplexer stage as well as a VML output driver.
7
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
OPERATIONAL MODES (continued)
input buffer
stage
VML output
MUX
RXA+
RXA−
+
buffer
2
2
DIN
DOUT
TXB+
TXB−
signal
conditioning PLL
I1
Q
Q
2
−
Q
I2
SEL
ICLK
QCLK
amplifier
stage
2
2
RCLK
RCLK
low−noise
ICLK
half−rate clock
synthesizer PLL
2
QCLK
VML output
ICLK
QCLK
MUX
buffer
input buffer
TXA+
TXA−
I1
signal
conditioning PLL
Q
Q
2
stage
+
RXB+
RXB−
Q
2
2
I2
SEL
DOUT
DIN
-
reference voltage and
bias current generation
VDD
GND
ENA
LBA
VDD
GND
LBB
ENB
Figure 4. Data Path in Normal Operation Mode
INTERNAL LOOP-BACK MODE A
In internal loop-back mode A operation, which is activated by pulling the LBA pin to logic low level, the input data
signal at the RXA+/RXA– pins is applied to the input buffer driving a signal conditioning PLL. The retimed output
signal is connected to the output pins TXB+/TXB– by means of a multiplexer stage and a VML output buffer.
Furthermore, by means of a second multiplexer the same signal is fed to the second VML output buffer, which
drives the TXA+/TXA– output.
The signal applied to the RXB+/RXB– input is not fed to any output in this mode.
input buffer
VML output
stage
MUX
RXA+
RXA−
+
buffer
2
2
DIN
DOUT
TXB+
TXB−
signal
conditioning PLL
I1
Q
Q
2
−
Q
I2
SEL
ICLK
QCLK
amplifier
stage
2
2
RCLK
RCLK
low−noise
ICLK
half−rate clock
synthesizer PLL
2
QCLK
VML output
ICLK
QCLK
MUX
buffer
input buffer
TXA+
TXA−
I1
signal
conditioning PLL
Q
Q
2
stage
+
RXB+
RXB−
Q
2
2
I2
SEL
DOUT
DIN
-
reference voltage and
bias current generation
VDD
GND
ENA
LBA
VDD
GND
LBB
ENB
Figure 5. Data Path in Internal Loop-Back Mode A
INTERNAL LOOP-BACK MODE B
In internal loop-back mode B operation, which is activated by pulling the LBB pin low, the input data signal at the
RXB+/RXB– pins is applied to an input buffer driving a signal conditioning PLL. The retimed output signal is
connected to the output pins TXA+/TXA– by means of a multiplexer stage and a VML output buffer.
Additionally, by means of a second multiplexer, the same signal is fed to the second VML output buffer, which
drives the TXB+/TXB– output
8
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
www.ti.com
SLLS661–JUNE 2005
OPERATIONAL MODES (continued)
The signals applied to the RXA+/RXA– input is not fed to any output in this mode.
input buffer
VML output
stage
MUX
RXA+
RXA−
+
buffer
2
2
DIN
DOUT
TXB+
TXB−
signal
conditioning PLL
I1
Q
Q
2
−
Q
I2
SEL
ICLK
QCLK
amplifier
stage
2
2
RCLK
RCLK
low−noise
ICLK
half−rate clock
synthesizer PLL
2
QCLK
VML output
ICLK
QCLK
MUX
buffer
input buffer
TXA+
TXA−
I1
signal
conditioning PLL
Q
Q
2
stage
+
RXB+
RXB−
Q
2
2
I2
SEL
DOUT
DIN
-
reference voltage and
bias current generation
VDD
GND
ENA
LBA
VDD
GND
LBB
ENB
Figure 6. Data Path in Internal Loop-Back Mode B
INTERNAL LOOP-BACK MODES A AND B
If both internal loop-back modes A and B are activated simultaneously, by pulling the LBA and the LBB pins low,
the input data signal at RXA+/RXA– is applied to an input buffer driving a signal conditioning PLL. The retimed
output signal is fed to the output TXA+/TXA– by means of a multiplexer stage and a VML output buffer.
The signals applied to the RXB+/RXB– input drives an input buffer connected to a signal conditioning PLL. The
retimed output signal is connected to the output pins TXB+/TXB– by means of a multiplexer stage and a VML
output buffer.
input buffer
VML output
stage
MUX
RXA+
RXA−
+
buffer
2
2
DIN
DOUT
TXB+
TXB−
signal
conditioning PLL
I1
Q
Q
2
−
Q
I2
SEL
ICLK
QCLK
amplifier
stage
2
2
RCLK
RCLK
low−noise
ICLK
half−rate clock
synthesizer PLL
2
QCLK
VML output
ICLK
QCLK
MUX
buffer
input buffer
TXA+
TXA−
I1
signal
conditioning PLL
Q
Q
2
stage
+
RXB+
RXB−
Q
2
2
I2
SEL
DOUT
DIN
-
reference voltage and
bias current generation
VDD
GND
ENA
LBA
VDD
GND
LBB
ENB
Figure 7. Data Path in Internal Loop-Back Modes A and B
9
PACKAGE OPTION ADDENDUM
www.ti.com
27-Feb-2008
PACKAGING INFORMATION
Orderable Device
TLK1002ARGER
TLK1002ARGERG4
TLK1002ARGET
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
VQFN
RGE
24
24
24
24
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
VQFN
VQFN
VQFN
RGE
RGE
RGE
3000 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
TLK1002ARGETG4
250 Green (RoHS & CU NIPDAU Level-2-260C-1 YEAR
no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Mar-2008
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0 (mm)
B0 (mm)
K0 (mm)
P1
W
Pin1
Diameter Width
(mm) W1 (mm)
(mm) (mm) Quadrant
TLK1002ARGER
TLK1002ARGET
VQFN
VQFN
RGE
RGE
24
24
3000
250
330.0
330.0
12.4
12.4
4.3
4.3
4.3
4.3
1.5
1.5
8.0
8.0
12.0
12.0
Q2
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Mar-2008
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
TLK1002ARGER
TLK1002ARGET
VQFN
VQFN
RGE
RGE
24
24
3000
250
340.5
340.5
333.0
333.0
20.6
20.6
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
Automotive
Broadband
Digital Control
Medical
Amplifiers
Data Converters
DSP
Clocks and Timers
Interface
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
Logic
Military
Power Mgmt
Microcontrollers
RFID
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
Optical Networking
Security
Telephony
Video & Imaging
Wireless
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
RF/IF and ZigBee® Solutions www.ti.com/lprf
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明