TLC0838BIDWR [TI]
8-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20;
| 型号： | TLC0838BIDWR |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 8-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 光电二极管 转换器 |
| 文件： | 总19页 (文件大小：777K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
8-Bit Resolution
Inputs and Outputs Are Compatible With
TTL and MOS
Easy Microprocessor Interface or
Stand-Alone Operation
Conversion Time of 32 µs at
= 250 kHz
f
clock
Operates Ratiometrically or With 5-V
Reference
Functionally Equivalent to the ADC0834
and ADC0838 Without the Internal Zener
Regulator Network
4- or 8-Channel Multiplexer Options With
Address Logic
Total Unadjusted Error . . . ±1 LSB
Input Range 0 to 5 V With Single 5-V Supply
Remote Operation With Serial Data Link
description
These devices are 8-bit successive- approximation analog-to-digital converters, each with an
input-configurable multichannel multiplexer and serial input/output. The serial input/ output is configured to
interface with standard shift registers or microprocessors. Detailed information on interfacing with most popular
microprocessors is readily available from the factory.
The TLC0834 (4-channel) and TLC0838 (8-channel) multiplexer is software-configured for single-ended or
differential inputs as well as pseudodifferential input assignments. The differential analog voltage input allows
for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference
input can be adjusted to allow encoding of any smaller analog voltage span to the full 8 bits of resolution.
The TLC0834C and TLC0838C are characterized for operation from 0°C to 70°C. The TLC0834I and TLC0838I
are characterized for operation from –40°C to 85°C. The TLC0834Q is characterized for operation from –40°C
to 125°C.
TLC0834 . . . PW PACKAGE
(TOP VIEW)
TLC0834 . . . D OR N PACKAGE
(TOP VIEW)
TLC0838 . . . PW, DW, OR N PACKAGE
(TOP VIEW)
NC
CS
V
CC
NC
1
2
3
4
5
6
7
8
16
15
14
13
12
NC
CS
CH0
CH1
CH2
V
DI
CLK
SARS
DO
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
COM
V
CC
NC
CS
DI
CLK
SARS
DO
SE
REF
ANLG GND
1
2
3
4
5
6
7
14
13
12
11
10
9
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
CC
CH0
CS
CH1
SARS
DO
CH2
CH3
CH3
11 REF
REF
ANLG GND
DGTL GND
DGTL GND
NC
10 ANLG GND
8
9
NC
NC – No internal connection
DGTL GND
AVAILABLE OPTIONS
PACKAGE
SMALL
OUTLINE
(D)
SMALL
OUTLINE
(DW)
T
A
PLASTIC DIP
TSSOP
(PW)
(N)
0°C to 70°C
–40°C to 85°C
–40°C to 125°C
TLC0834CD
TLC0834ID
—
TLC0838CDW
TLC0838IDW
—
TLC0834CN TLC0838CN
TLC0834CPW TLC0838CPW
TLC0834IPW TLC0838IPW
—
TLC0834IN
TLC0834QN
TLC0838IN
—
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
functional block diagram
Start
Flip-Flop
16
CS
18
CLK
18
CLK
CS
15
17
DI
R
D
SARS
(see Note A)
S
R
5-Bit Shift Register
CLK
START
SGL\DIF
ODD\EVEN
SELECT0 SELECT1
TLC0838
Only
SE
To Internal
Circuits
CLK
1
2
3
4
5
6
7
8
9
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
COM
TLC0834
S
R
Analog
MUX
Time
Delay
TLC0838
18
EN
CS
Comparator
Bits 0–7
CS
18
CS
18
CS
18
CS
18
EN
R
R
R
CLK
12
CLK
REF
14
SAR
Ladder
and
Decoder
EOC
Logic
DO
9-Bit
Shift
Register
Bits 0–7
Bit 1
and
D
Latch
LSB
First
MSB
First
One
Shot
NOTES A: For the TLC0834, DI is input directly to the D input of SELECT1; SELECT0 is forced to a high.
B: Terminal numbers shown are for the DW or N package.
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
functional description
The TLC0834 and TLC0838 use a sample-data-comparator structure that converts differential analog inputs
by a successive-approximation routine. Operation of both devices is similar with the exception of SE, an analog
common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal
and is compared to ground (single ended), to an adjacent input (differential), or to a common terminal (pseudo
differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (–)
polarity. When the signal input applied to the assigned positive terminal is less than the signal on the negative
terminal, the converter output is all zeros.
Channel selection and input configuration are under software control using a serial-data link from the controlling
processor. A serial-communication format allows more functions to be included in a converter package with no
increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter
at the analog sensor and communicating serially with the controlling processor. This process returns noise-free
digital data to the processor.
A particular input configuration is assigned during the multiplexer-addressing sequence. The multiplexer
address shifts into the converter through the data input (DI) line. The multiplexer address selects the analog
inputs to be enabled and determines whether the input is single ended or differential. When the input is
differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel
pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act
differentially with any other channel. In addition to selecting the differential mode, the polarity may also be
selected. Either channel of the channel pair may be designated as the negative or positive input.
The common input on the TLC0838 can be used for a pseudodifferential input. In this mode, the voltage on the
common input is considered to be the negative differential input for all channel inputs. This voltage can be any
reference potential common to all channel inputs. Each channel input can then be selected as the positive
differential input. This feature is useful when all analog circuits are biased to a potential other than ground.
A conversion is initiated by setting CS low, which enables all logic circuits. CS must be held low for the complete
conversion process. A clock input is then received from the processor. On each low-to-high transition of the
clock input, the data on DI is clocked into the multiplexer-address shift register. The first logic high on the input
is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of
the clock input, the start bit and assignment word are shifted through the shift register. When the start bit is
shifted into the start location of the multiplexer register, the input channel is selected and conversion starts. The
SAR status output (SARS) goes high to indicate that a conversion is in progress, and DI to the multiplexer shift
register is disabled for the duration of the conversion.
An interval of one clock period is automatically inserted to allow the selected multiplexed channel to settle. DO
comes out of the high-impedance state and provides a leading low for one clock period of multiplexer settling
time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog
signal. Thecomparatoroutputindicateswhethertheanaloginputisgreaterthanorlessthantheresistive-ladder
output. Astheconversionproceeds, conversiondataissimultaneouslyoutputfromDO, withthemostsignificant
bit (MSB) first. After eight clock periods, the conversion is complete and SARS goes low.
The TLC0834 outputs the least-significant-bit (LSB) first data after the MSB-first data stream. When SE is held
high on the TLC0838, the value of the LSB remains on the data line. When SE is forced low, the data is then
clocked out as LSB-first data. (To output LSB first, SE must first go low, then the data stored in the 9-bit shift
register outputs LSB first.) When CS goes high, all internal registers are cleared. At this time, the output circuits
go tothehigh-impedancestate. Ifanotherconversionisdesired, CSmustmakeahigh-to-lowtransitionfollowed
by address information.
DI and DO can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This
is possible because DI is only examined during the multiplexer-addressing interval and DO is still in the
high-impedance state.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
sequence of operation
TLC0834
1
2
3
4
5
6
7
10
11
12
13
14
15
18
19
20
21
CLK
t
c
CS
t
su
+Sign
Bit
SELECT
Bit 1
Start
Bit SGL ODD
Don’t Care
DI
DIF EVEN
1
Hi-Z
SARS
Mux Settling Time
MSB-First Data
LSB-First Data
Hi-Z
Hi-Z
MSB
LSB
MSB
DO
7
6
2
1
0
1
2
6
7
TLC0834 MUX-ADDRESS CONTROL LOGIC TABLE
MUX ADDRESS
CHANNEL NUMBER
ODD/EVEN
SELECT BIT 1
CH0 CH1 CH2 CH3
SGL/DIF
+
–
–
+
L
L
L
L
L
L
H
H
L
H
L
+
–
–
+
H
+
H
H
H
H
L
L
H
H
L
H
L
+
+
+
H
H = high level, L = low level, – or + = terminal polarity for the selected input channel
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
sequence of operation
TLC0838
1
2
3
4
5
6
7
8
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
CLK
t
c
t
su
CS
Mux
Addressing
t
su
+
Sign
Bit
SEL SEL
Start
Bit
1
Bit
0
Bit SGL ODD
Don’t Care
DI
DIF EVEN
1
0
Hi-Z
Hi-Z
SARS
SE
LSB-First Data
MSB-First Data
Hi-Z
Hi-Z
LSB
0
MSB
7
MSB
DO
7
6
2
1
1
2
3
4
5
6
SE Used to Control LSB-First Data
SE
Mux Settling Time
MSB-First Data
LSB Held
LSB
LSB-First Data
MSB
7
DO
MSB
7
6
2
1
0
1
2
3
4
5
6
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
TLC0838 MUX-ADDRESS CONTROL LOGIC TABLE
MUX ADDRESS
SELECTED CHANNEL NUMBER
SELECT
0
1
2
3
COM
SGL/DIF
ODD/EVEN
1
L
0
L
CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7
L
L
L
L
+
–
+
–
L
H
L
+
–
+
–
+
L
L
H
H
L
+
–
+
–
+
L
L
H
L
+
–
+
–
+
L
H
H
H
H
L
+
L
L
H
L
L
H
H
L
L
H
L
H
H
H
H
H
H
H
H
–
–
–
–
–
–
–
–
L
L
H
L
L
H
H
L
L
H
L
H
H
H
H
+
L
H
L
+
H
H
+
H
+
H = high level, L = low level, – or + = polarity of external input
absolute maximum ratings over recommended operating free-air temperature range (unless
†
otherwise noted)
Supply voltage, V
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5 V
CC
Input voltage range: Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to V
+ 0.3 V
CC
Analog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to V + 0.3 V
CC
Input current, I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±5 mA
I
Total input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Operating free-air temperature range, T : C suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
A
I suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C
Storage temperature range, T
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package . . . . . . . . . . . . . . . . . . . . . 260°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values, except differential voltages, are with respect to the network ground terminal.
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
recommended operating conditions
MIN NOM
MAX
UNIT
V
Supply voltage, V
CC
4.5
2
5
5.5
High-level input voltage, V
IH
V
Low-level input voltage, V
0.8
600
V
IL
Clock frequency, f
(clock)
10
40%
220
350
90
kHz
Clock duty cycle (see Note 2)
Pulse duration, CS high, t
60%
ns
ns
ns
w
Setup time, CS low, SE low, or data valid before CLK↑, t (see Figures 1 and 2)
su
Hold time, data valid after CLK↑, t (see Figure 1)
h
C suffix
I suffix
0
70
85
Operating free-air temperature, T
°C
A
–40
NOTE 2: The clock-duty-cycle range ensures proper operation at all clock frequencies. When a clock frequency is used outside the
recommended duty-cycle range, the minimum pulse duration (high or low) is 1 µs.
electrical characteristics over recommended range of operating free-air temperature, V
(clock)
= 5 V,
CC
f
= 250 kHz (unless otherwise noted)
digital section
C SUFFIX
I SUFFIX
†
PARAMETER
UNIT
TEST CONDITIONS
‡
TYP
‡
TYP
MIN
2.8
MAX
MIN
2.4
MAX
V
V
V
V
V
V
V
V
V
= 4.75 V,
= 4.75 V,
= 5.25 V,
I
I
I
= –360 µA
= –10 µA
= 1.6 mA
= 5 V
CC
CC
CC
OH
OH
OL
V
V
High-level output voltage
V
OH
4.6
4.5
Low-level output voltage
0.34
1
0.4
1
V
OL
I
I
I
I
High-level input current
= 5 V,
= 0,
V
IH
V
IL
0.005
–0.005
–24
0.005
–0.005
–24
26
µA
µA
mA
mA
IH
IH
Low-level input current
= 0
–1
–1
IL
IL
High-level output (source) current
Low-level output (sink) current
= 0,
T
A
= 25°C
= 25°C
= 25°C
= 25°C
–6.5
8
–6.5
8
OH
OL
OH
OL
= V
,
T
A
26
CC
= 5 V,
= 0,
T
A
0.01
3
0.01
–0.01
5
3
High-impedance-state output
current (DO or SARS)
O
O
I
µA
OZ
T
A
–0.01
–3
–3
C
C
Input capacitance
Output capacitance
pF
pF
i
5
o
†
‡
All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified).
All typical values are at V = 5 V, T = 25°C.
CC
A
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
electrical characteristics over recommended range of operating free-air temperature, V
(clock)
= 5 V,
CC
f
= 250 kHz (unless otherwise noted) (continued)
analog and converter section
†
‡
TYP
PARAMETER
Common-mode input voltage
TEST CONDITIONS
MIN
MAX
UNIT
–0.05
to
V
IC
See Note 3
V
V
CC
+0.05
On channel
Off channel
On channel
Off channel
V = 5 V
1
–1
–1
1
I
V = 0
I
I
Standby input current (see Note 4)
Input resistance to REF
µA
kΩ
I(stdby)
V = 0
I
V = 5 V
I
r
1.3
2.4
5.9
i(REF)
†
‡
All parameters are measured under open-loop conditions with zero common-mode input voltage.
All typical values are at V = 5 V, T = 25°C.
CC
A
NOTES: 3. When channel IN– is more positive than channel IN+, the digital output code is 0000 0000. Connected to each analog input are
two on-chip diodes that conduct forward current for analog input voltages one diode drop above V .Care must be taken during
CC
levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause the input
diodeto conduct and cause errors for analog inputs that are near full scale. As long as the analog voltage does not exceed the supply
testing at low V
CC
voltage by more than 50 mV, the output code is correct. To achieve an absolute 0- to 5-V input range requires a minimum V
4.950 V for all variations of temperature and load.
of
CC
4. Standby input currents go in or out of the on or off channels when the A/D converter is not performing conversion and the clock is
in a high or low steady-state condition.
total device
‡
PARAMETER
MIN TYP
MAX
UNIT
I
Supply current
0.6
1.25
mA
CC
‡
All typical values are at V
= 5 V, T = 25°C.
CC
A
operating characteristics, V
noted)
= 5 V, f
= 250 kHz, t = t = 20 ns, T = 25°C (unless otherwise
CC
(clock) r f A
§
PARAMETER
Supply-voltage variation error
TEST CONDITIONS
MIN
TYP
MAX
±1/4
±1
UNIT
LSB
LSB
LSB
V
= 4.75 V to 5.25 V
±1/16
CC
Total unadjusted error (see Note 5)
Common-mode error
V
= 5 V,
T
= MIN to MAX
ref
Differential mode
A
±1/16
±1/4
1500
600
MSB-first data
LSB-first data
Propagation delay time, output
data after CLK↓ (see Note 6 and Figure 2)
t
pd
C
= 100 pF
ns
ns
L
C
C
= 10 pF,
R
R
= 10 kΩ
= 2 kΩ
250
L
L
L
L
t
Output disable time, DO or SARS after CS↑ (see Figure 3)
dis
c
= 100 pF,
500
clock
periods
t
Conversion time (multiplexer-addressing time not included)
8
§
All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the
appropriate value specified under recommended operating conditions.
NOTES: 5. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.
6. The MSB-first data is output directly from the comparator and, therefore, requires additional delay to allow for comparator response
time.
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
PARAMETER MEASUREMENT INFORMATION
V
CC
CLK
CS
50%
50%
GND
t
t
su
su
V
CC
0.4 V
2 V
GND
t
t
h
h
V
CC
2 V
DI
0.4 V
0.4 V
GND
Figure 1. Data-Input Timing
V
CC
50%
50%
CLK
DO
GND
t
pd
t
pd
V
CC
50%
50%
GND
t
su
V
CC
50%
SE
GND
Figure 2. Data-Output Timing
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
PARAMETER MEASUREMENT INFORMATION
V
CC
Test
Point
S1
S2
R
L
From Output
Under Test
C
L
(see Note A)
LOAD CIRCUIT
t
t
r
r
V
V
CC
CC
90%
90%
10%
50%
CS
CS
50%
10%
GND
GND
t
t
dis
dis
V
CC
–V
CC
S1 Closed
S2 Open
90%
S1 Open
S2 Closed
DO and SARS
DO and SARS
10%
GND
GND
VOLTAGE WAVEFORMS
NOTE A: C includes probe and jig capacitance.
VOLTAGE WAVEFORMS
L
Figure 3. Output Disable Time Test Circuit and Voltage Waveforms
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
TYPICAL CHARACTERISTICS
LINEARITY ERROR
UNADJUSTED OFFSET ERROR
vs
vs
REFERENCE VOLTAGE
REFERENCE VOLTAGE
1.5
16
14
V
= 5 V
= 250 kHz
CC
V
I(+)
= V
= 0 V
I(–)
f
(CLK)
= 25°C
T
A
1.25
12
1
10
8
0.75
6
4
0.5
0.25
2
0
0
0
1
2
3
4
5
0.01
0.1
1
10
V
ref
– Reference Voltage – V
V
ref
– Reference Voltage – V
Figure 5
Figure 4
LINEARITY ERROR
vs
FREE-AIR TEMPERATURE
LINEARITY ERROR
vs
CLOCK FREQUENCY
0.5
3
V
= 5 V
= 5 V
ref
V
= 5 V
= 250 kHz
ref
V
CC
f
(CLK)
2.5
0.45
2
0.4
1.5
85°C
0.35
1
25°C
0.3
–40°C
0.5
0.25
0
– 50
– 25
0
25
50
75
100
0
100
f
200
300
400
500
600
T
A
– Free-Air Temperature – °C
– Clock Frequency – kHz
(CLK)
Figure 6
Figure 7
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
TYPICAL CHARACTERISTICS
SUPPLY CURRENT
SUPPLY CURRENT
vs
vs
CLOCK FREQUENCY
FREE-AIR TEMPERATURE
1.5
1.5
f
= 250 kHz
(CLK)
CS = High
V
T
A
= 5 V
= 25°C
CC
V
= 5.5 V
= 5 V
CC
1
V
CC
1
0.5
V
CC
= 4.5 V
0
0.5
– 50
0
100
f
200
300
400
500
– 25
T
0
25
50
75
100
– Clock Frequency – kHz
– Free-Air Temperature – °C
(CLK)
A
Figure 8
Figure 9
OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE
25
V
CC
= 5 V
20
15
10
5
I
(V = 5 V)
OL OL
–I = 0 V)
OH OH
(V
–I = 2.4 V)
(V
OH OH
I
(V
= 0.4 V)
0
OL OL
0
–50
–25
25
50
75
100
T
A
– Free-Air Temperature – °C
Figure 10
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLC0834C, TLC0834I, TLC0838C, TLC0838I
8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
SLAS094E – MARCH 1995 – REVISED OCTOBER 2000
TYPICAL CHARACTERISTICS
1
0.5
0
V
= 5 V
ref
= 25°C
–0.5
–1
T
A
f
= 250 kHz
= 5 V
(CLK)
V
DD
0
32
64
96
128
160
192
224
256
Output Code
Figure 11. Differential Nonlinearity With Output Code
1
V
T
= 5 V
ref
= 25°C
A
f
= 250 kHz
0.5
0
(CLK)
= 5 V
V
DD
–0.5
–1
0
32
64
96
128
160
192
224
256
Output Code
Figure 12. Integral Nonlinearity With Output Code
1
V
= 5 V
ref
= 25°C
T
A
0.5
0
f
= 250 kHz
= 5 V
(CLK)
V
DD
–0.5
–1
0
32
64
96
128
160
192
224
256
Output Code
Figure 13. Total Unadjusted Error With Output Code
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
PACKAGING INFORMATION
Orderable Device
TLC0834CD
Status Package Type Package Pins Package Qty
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
Samples
Drawing
(1)
(2)
(3)
(4)
ACTIVE
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
D
14
14
14
14
14
14
14
14
14
14
14
14
50
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
TLC0834C
TLC0834C
TLC0834C
TLC0834C
TLC0834CN
TLC0834CN
TLC0834I
TLC0834CDG4
TLC0834CDR
TLC0834CDRG4
TLC0834CN
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
D
D
D
N
N
D
D
D
D
N
N
Green (RoHS
& no Sb/Br)
2500
2500
25
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Pb-Free
(RoHS)
TLC0834CNE4
TLC0834ID
25
Pb-Free
(RoHS)
N / A for Pkg Type
50
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
TLC0834IDG4
TLC0834IDR
TLC0834IDRG4
TLC0834IN
50
Green (RoHS
& no Sb/Br)
TLC0834I
2500
2500
25
Green (RoHS
& no Sb/Br)
TLC0834I
Green (RoHS
& no Sb/Br)
TLC0834I
Pb-Free
(RoHS)
TLC0834IN
TLC0834IN
TLC0834INE4
25
Pb-Free
(RoHS)
N / A for Pkg Type
TLC0834QN
OBSOLETE
ACTIVE
PDIP
SOIC
N
14
20
TBD
Call TI
Call TI
-40 to 125
TLC0838CDW
DW
25
25
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
TLC0838C
TLC0838C
TLC0838C
TLC0838C
TLC0838CDWG4
TLC0838CDWR
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
DW
DW
DW
20
20
20
Green (RoHS
& no Sb/Br)
CU NIPDAU
CU NIPDAU
CU NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
2000
2000
Green (RoHS
& no Sb/Br)
TLC0838CDWRG4
Green (RoHS
& no Sb/Br)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
Orderable Device
Status Package Type Package Pins Package Qty
Eco Plan Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
Samples
Drawing
(1)
(2)
(3)
(4)
TLC0838CN
TLC0838CNE4
TLC0838CPW
TLC0838CPWG4
TLC0838CPWR
TLC0838CPWRG4
TLC0838IDW
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
PDIP
PDIP
N
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
20
Pb-Free
(RoHS)
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
N / A for Pkg Type
TLC0838CN
TLC0838CN
TLC0838C
TLC0838C
TLC0838C
TLC0838C
TLC0838I
TLC0838I
TLC0838I
TLC0838I
TLC0838IN
TLC0838IN
TLC0838I
TLC0838I
TLC0838I
TLC0838I
N
Pb-Free
(RoHS)
N / A for Pkg Type
TSSOP
TSSOP
TSSOP
TSSOP
SOIC
PW
PW
PW
PW
DW
DW
DW
DW
N
70
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
0 to 70
0 to 70
0 to 70
0 to 70
70
Green (RoHS
& no Sb/Br)
2000
2000
25
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
TLC0838IDWG4
TLC0838IDWR
TLC0838IDWRG4
TLC0838IN
SOIC
25
Green (RoHS
& no Sb/Br)
SOIC
2000
2000
20
Green (RoHS
& no Sb/Br)
SOIC
Green (RoHS
& no Sb/Br)
PDIP
Pb-Free
(RoHS)
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
TLC0838INE4
PDIP
N
20
Pb-Free
(RoHS)
N / A for Pkg Type
TLC0838IPW
TSSOP
TSSOP
TSSOP
TSSOP
PW
PW
PW
PW
70
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
TLC0838IPWG4
TLC0838IPWR
TLC0838IPWRG4
70
Green (RoHS
& no Sb/Br)
2000
2000
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) Only one of markings shown within the brackets will appear on the physical device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Mar-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TLC0834CDR
TLC0834IDR
SOIC
SOIC
D
14
14
20
20
20
20
2500
2500
2000
2000
2000
2000
330.0
330.0
330.0
330.0
330.0
330.0
16.4
16.4
16.4
24.4
24.4
16.4
6.5
6.5
9.0
9.0
2.1
2.1
1.6
2.7
2.7
1.6
8.0
8.0
16.0
16.0
16.0
24.0
24.0
16.0
Q1
Q1
Q1
Q1
Q1
Q1
D
TLC0838CPWR
TLC0838IDWR
TLC0838IDWR
TLC0838IPWR
TSSOP
SOIC
PW
DW
DW
PW
6.95
10.8
10.8
6.95
7.1
8.0
13.3
13.3
7.1
12.0
12.0
8.0
SOIC
TSSOP
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Mar-2013
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
TLC0834CDR
TLC0834IDR
SOIC
SOIC
D
14
14
20
20
20
20
2500
2500
2000
2000
2000
2000
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
367.0
38.0
38.0
38.0
45.0
45.0
38.0
D
TLC0838CPWR
TLC0838IDWR
TLC0838IDWR
TLC0838IPWR
TSSOP
SOIC
PW
DW
DW
PW
SOIC
TSSOP
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明