TL7660IPE4 [TI]
SWITCHED CAPACITOR CONVERTER, 9kHz SWITCHING FREQ-MAX, PDIP8, ROHS COMPLIANT, PLASTIC, DIP-8;
| 型号： | TL7660IPE4 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | SWITCHED CAPACITOR CONVERTER, 9kHz SWITCHING FREQ-MAX, PDIP8, ROHS COMPLIANT, PLASTIC, DIP-8 开关 光电二极管 |
| 文件： | 总22页 (文件大小：715K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
FEATURES
APPLICATIONS
•
•
•
On-Board Negative Supplies
Data-Acquisition Systems
Portable Electronics
•
Simple Voltage Conversion, Including
– Negative Converter
– Voltage Doubler
•
•
Wide Operating Range…1.5 V to 10 V
D, DGK, OR P PACKAGE
(TOP VIEW)
Requires Only Two External (Noncritical)
Capacitors
NC
CAP+
GND
VCC
1
2
3
4
8
7
6
5
•
•
No External Diode Over Full Temperature and
Voltage Range
OSC
LV
Typical Open-Circuit Voltage Conversion
CAP−
VOUT
Efficiency…99.9%
•
•
Typical Power Efficiency…98%
NC − No internal connection
Full Testing at 3 V
DESCRIPTION/ORDERING INFORMATION
The TL7660 is a CMOS switched-capacitor voltage converter that perform supply-voltage conversions from
positive to negative. With only two noncritical external capacitors needed for the charge pump and charge
reservoir functions, an input voltage within the range from 1.5 V to 10 V is converted to a complementary
negative output voltage of –1.5 V to –10 V. The device can also be connected as a voltage doubler to generate
output voltages up to 18.6 V with a 10-V input.
The basic building blocks of the IC include a linear regulator, an RC oscillator, a voltage-level translator, and four
power MOS switches. To ensure latch-up-free operation, the circuitry automatically senses the most negative
voltage in the device and ensures that the N-channel switch source-substrate junctions are not forward biased.
The oscillator frequency runs at a nominal 10 kHz (for VCC = 5 V), but that frequency can be decreased by
adding an external capacitor to the oscillator (OSC) terminal or increased by overdriving OSC with an external
clock.
For low-voltage operation (VIN < 3.5 V), LV should be tied to GND to bypass the internal series regulator. Above
3.5 V, LV should be left floating to prevent device latchup.
The TL7660C is characterized for operation over a free-air temperature range of –40°C to 85°C. The TL7660I is
characterized for operation over a free-air temperature range of –40°C to 125°C.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TL7660CDGKT
TL7660CDGKR
TL7660CP
TOP-SIDE MARKING(2)
TM_
Reel of 250
MSOP/VSSOP – DGK
PDIP – P
Reel of 2500
Tube of 50
Tube of 75
Reel of 2500
Reel of 250
Reel of 2500
Tube of 50
Tube of 75
Reel of 2500
–40°C to 85°C
TL7660CP
7660C
TL7660CD
SOIC – D
TL7660CDR
TL7660IDGKT
TL7660IDGKR
TL7660IP
MSOP/VSSOP – DGK
PDIP – P
TN_
–40°C to 125°C
TL7660IP
7660I
TL7660ID
SOIC – D
TL7660IDR
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) DGK: The actual top-side marking has one additional character that indicates the assembly/test site.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2006, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
FUNCTIONAL BLOCK DIAGRAM
VCC
CAP+
CAP−
Voltage-Level
Translator
RC
Oscillator
¸2
OSC
LV
VOUT
Voltage
Regulator
Logic
Network
Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
VCC
VI
Supply voltage
TL7660
10.5
V
VCC < 5.5 V
VCC > 5.5 V
VCC > 3.5 V
–0.3
VCC + 0.3
OSC and LV input voltage range(2)
V
VCC – 5.5
VCC + 0.3
ILV
Current into LV(2)
20
µA
tOS
Output short-circuit duration
VSUPPLY ± 5.5 V
Continuous
D package
DGK package
P package
97
172
85
θJA
Package thermal impedance(3)(4)
°C/W
TJ
Junction temperature
150
150
°C
°C
Tstg
Storage temperature range
–55
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Connecting any input terminal to voltages greater than VCC or less than GND may cause destructive latchup. It is recommended that no
inputs from sources operating from external supplies be applied prior to power up of the TL7660.
(3) Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
Recommended Operating Conditions
MIN
1.5
MAX UNIT
VCC
TA
Supply voltage
TL7660
TL7660C
TL7660I
10
85
V
–40
–40
Operating free-air temperature
°C
125
2
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
Electrical Characteristics
VCC = 5 V, COSC = 0, LV = Open, TA = 25°C (unless otherwise noted) (see Figure 1)
(1)
PARAMETER
TEST CONDITIONS
TA
MIN
TYP
MAX UNIT
25°C
45
110
ICC
Supply current
RL = ∞
–40°C to 85°C
–40°C to 125°C
Full range
Full range
25°C
120
135
3.5
10
µA
VCC,LOW Supply voltage range (low)
VCC,HIGH Supply voltage range (high)
RL = 10 kΩ, LV = GND
RL = 10 kΩ, LV Open
1.5
3
V
V
45
70
IO = 20 mA
–40°C to 85°C
–40°C to 125°C
25°C
85
135
125
200
250
ROUT
Output source resistance
Ω
VCC = 2 V, IO = 3 mA, LV = GND
–40°C to 85°C
–40°C to 125°C
25°C
fOSC
Oscillator frequency
Power efficiency
10
98
kHz
%
25°C
96
95
99
99
ηPOWER
RL = 5 kΩ
RL = ∞
–40°C to 125°C
25°C
99.9
ηVOUT
Voltage conversion efficiency
Oscillator impedance
%
–40°C to 125°C
VCC = 2 V
VCC = 5 V
1
MΩ
kΩ
ZOSC
25°C
100
(1) Full range is –40°C to 85°C for the TL7660C and –40°C to 125°C for the TL7660I.
Electrical Characteristics
VCC = 3 V, COSC = 0, LV = GND, (unless otherwise noted) (see Figure 1)
PARAMETER
TEST CONDITIONS
TA
MIN
TYP
MAX UNIT
25°C
24
50
ICC
Supply current(1)
RL = ∞
–40°C to 85°C
–40°C to 125°C
25°C
60
75
µA
60
100
110
120
ROUT
Output source resistance
IO = 10 mA
–40°C to 85°C
–40°C to 125°C
25°C
Ω
5
3
9
fOSC
Oscillator frequency
Power efficiency
COSC = 0
RL = 5 kΩ
RL = ∞
kHz
%
–40°C to 125°C
25°C
96
95
99
99
98
ηPOWER
–40°C to 125°C
25°C
ηVOUT
Voltage conversion efficiency
%
–40°C to 125°C
(1) Derate linearly above 50°C by 5.5 mW/°C.
3
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
TYPICAL CHARACTERISTICS
OSCILLATOR FREQUENCY
vs
OSCILLATOR CAPACITANCE
OSCILLATOR FREQUENCY
vs
TEMPERATURE
10
9
8
7
6
5
4
3
2
1
0
21
19
17
15
13
11
9
VCC = 5 V
TA = 25°C
VCC = 10 V
VCC = 5 V
7
5
1
10
100
1000
-40 -25 -10
5
20 35 50 65 80 95 110 125
COSC – Oscillator Capacitance – pF
TA – Free-Air Temperature – °C
OUTPUT RESISTANCE
vs
SUPPLY VOLTAGE
vs
TEMPERATURE
TEMPERATURE
10
9
8
7
6
5
4
3
2
1
0
150
140
130
120
110
100
90
80
70
60
50
VCC = 2 V
Supply Voltage Range
(No Diode Required)
IO = 3 mA
VCC = 5 V
IO = 20 mA
40
30
20
10
VCC = 10 V
IO = 20 mA
0
-40 -25 -10
5
20 35 50 65 80 95 11 12
0
5
-40 -25 -10
5
20 35 50 65 80 95 110 125
T
A – Free-Air Temperature – °C
TA – Free-Air Temperature – °C
4
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
TYPICAL CHARACTERISTICS (continued)
OUTPUT RESISTANCE
vs
SUPPLY VOLTAGE
OUTPUT RESISTANCE
vs
OSCILLATOR FREQUENCY
175
150
125
100
75
600
550
500
450
400
350
300
250
200
150
100
50
VCC = 5 V
TA = 25°C
IO = 10 mA
TA = 125°C
COSC = 1 µF
TA = 25°C
COSC = 10 µF
COSC = 100 µF
TA = –40°C
50
25
0
0
0
1
2
3
4
5
6
7
8
9
10
100
1k
10k
100k
1
VCC – Supply Voltage – V
fOSC – Oscillator Frequency – Hz
OUTPUT VOLTAGE
vs
LOAD CURRENT
OUTPUT VOLTAGE
vs
LOAD CURRENT
0
0
-0.25
-0.5
VCC = 5 V
TA = 25°C
VCC = 2 V
TA = 25°C
-0.5
-1
-1.5
-2
-0.75
-1
-2.5
-3
-1.25
-1.5
-3.5
-4
-1.75
-4.5
-5
-2
0
1
2
3
4
5
6
7
8
9
0
5
10
15
20
25
30
35
40
IL – Load Current – mA
IL – Load Current – mA
5
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
TYPICAL CHARACTERISTICS (continued)
EFFICIENCY AND SUPPLY CURRENT
EFFICIENCY AND SUPPLY CURRENT
vs
vs
LOAD CURRENT
LOAD CURRENT
100
90
80
70
60
50
40
30
20
10
0
100
90
80
70
60
50
40
30
20
10
0
100
90
80
70
60
50
40
30
20
10
0
20
18
16
14
12
10
8
ηPOWER
ηPOWER
ICC
ICC
6
4
VCC = 2 V
TA = 25°C
VCC = 5 V
2
TA = 25°C
0
0
1
2
3
4
5
6
7
8
9
0
5
10 15 20 25 30 35 40 45
IL – Load Current – mA
IL – Load Current – mA
EFFICIENCY
vs
OSCILLATOR FREQUENCY
100
98
96
94
92
90
88
VCC = 5 V
A = 25°C
IOUT = 1 mA
T
1k
1k
100k
f
OSC – Oscillator Frequency – Hz
6
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
APPLICATION INFORMATION
IS
V+
8
7
6
5
1
2
3
4
(5 V)
IL
TL7660
C1
10 µF
+
-
RL
COSC
(see
Note A)
–VOUT
C2
-
10 µF
+
A. In the circuit, there is no external capacitor applied to terminal 7. However when device is plugged into a test
socket,there is usually a very small but finite stray capacitance present on the order of 10 pF.
Figure 1. Test Circuit
The TL7660 contains all the necessary circuitry to complete a negative voltage converter, with the exception of
two external capacitors which may be inexpensive 10 µF polarized electrolytic types. The mode of operation of
the device may be best understood by considering Figure 2, which shows an idealized negative voltage
converter. Capacitor C1 is charged to a voltage, VCC, for the half cycle when switches S1 and S3 are closed.
(Note: Switches S2 and S4 are open during this half cycle.) During the second half cycle of operation, switches
S2 and S4 are closed, with S1 and S3 open, thereby shifting capacitor C1 negatively by VCC volts. Charge is then
transferred from C1 to C2 such that the voltage on C2 is exactly VCC, assuming ideal switches and no load on C2.
The TL7660 approaches this ideal situation more closely than existing non-mechanical circuits. In the TL7660,
the four switches of Figure 2 are MOS power switches: S1 is a p-channel device, and S2, S3, and S4 are
n-channel devices. The main difficulty with this design is that in integrating the switches, the substrates of S3
and S4 must always remain reverse biased with respect to their sources, but not so much as to degrade their
ON resistances. In addition, at circuit start up and under output short circuit conditions (VOUT = VCC), the output
voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this results in high
power losses and probable device latchup. This problem is eliminated in the TL7660 by a logic network which
senses the output voltage (VOUT) together with the level translators and switches the substrates of S3 and S4 to
the correct level to maintain necessary reverse bias.
The voltage regulator portion of the TL7660 is an integral part of the anti-latchup circuitry; however, its inherent
voltage drop can degrade operation at low voltages. Therefore, to improve low-voltage operation, the LV
terminal should be connected to GND, disabling the regulator. For supply voltages greater than 3.5 V, the LV
terminal must be left open to insure latchup proof operation and prevent device damage.
S2
8
S1
2
VIN
C1
3
3
5
C2
S4
S3
VOUT = –VIN
7
Figure 2. Idealized Negative-Voltage Converter
7
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
APPLICATION INFORMATION (continued)
Theoretical Power Efficiency Considerations
In theory, a voltage converter can approach 100% efficiency if certain conditions are met.
•
•
•
The driver circuitry consumes minimal power.
The output switches have extremely low ON resistance and virtually no offset.
The impedances of the pump and reservoir capacitors are negligible at the pump frequency.
The TL7660 approaches these conditions for negative voltage conversion if large values of C1 and C2 are used.
Energy is only lost in the transfer of charge between capacitors if a change in voltage occurs. The energy lost is
defined by:
2
E = ½ C1(V12 – V2 )
Where V1 and V2 are the voltages on C1 during the pump and transfer cycles. If the impedances of C1 and C2
are relatively high at the pump frequency (see Figure 2) compared to the value of RL, there is a substantial
difference in the voltages V1 and V2. Therefore, it is not only desirable to make C2 as large as possible to
eliminate output voltage ripple but also to employ a correspondingly large value for C1 in order to achieve
maximum efficiency of operation.
Do's and Don'ts
•
•
•
Do not exceed maximum supply voltages.
Do not connect LV terminal to GND for supply voltages greater than 3.5 V.
Do not short circuit the output to VCC supply for supply voltages above 5.5 V for extended periods, however,
transient conditions including start-up are okay.
•
•
•
When using polarized capacitors, the positive terminal of C1 must be connected to terminal 2 of the TL7660,
and the positive terminal of C2 must be connected to GND.
If the voltage supply driving the TL7660 has a large source impedance (25 Ω – 30 Ω), then a 2.2-µF
capacitor from terminal 8 to ground may be required to limit rate of rise of input voltage to less than 2V/µs.
Ensure that the output (terminal 5) does not go more positive than GND (terminal 3). Device latch up occurs
under these conditions. A 1N914 or similar diode placed in parallel with C2 prevents the device from latching
up under these conditions (anode to terminal 5, cathode to terminal 3).
8
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
APPLICATION INFORMATION (continued)
Typical Applications
Simple Negative Voltage Converter
The majority of applications will undoubtedly utilize the TL7660 for generation of negative supply voltages.
Figure 3 shows typical connections to provide a negative supply negative (GND) for supply voltages below
3.5 V.
V+
8
7
6
5
1
2
3
4
TL7660
+
-
10 µF
VOUT = –V+
-
10 µF
+
Figure 3. Simple Negative-Voltage Converter
The output characteristics of the circuit in Figure 3 can be approximated by an ideal voltage source in series with
a resistance. The voltage source has a value of –VCC. The output impedance (RO) is a function of the ON
resistance of the internal MOS switches (shown in Figure 2), the switching frequency, the value of C1 and C2,
and the ESR (equivalent series resistance) of C1 and C2. A good first order approximation for RO is:
RO ≈ 2(RSW1 + RSW3 + ESRC1) + 2(RSW2 + RSW4 + ESRC1
)
RO ≈ 2(RSW1 + RSW3 + ESRC1) + 1/fPUMPC1 + ESRC2
Where fPUMP = fOSC/2 , RSWX = MOSFET switch resistance.
Combining the four RSWX terms as RSW, we see that:
RO ≈ 2 (RSW) + 1/fPUMPC1 + 4 (ESRC1) + ESRC2
RSW, the total switch resistance, is a function of supply voltage and temperature (See the Output Source
Resistance graphs). Careful selection of C1 and C2 reduces the remaining terms, minimizing the output
impedance. High value capacitors reduce the 1/fPUMPC1 component, and low ESR capacitors lower the ESR
term. Increasing the oscillator frequency reduces the 1/fPUMPC1 term but may have the side effect of a net
increase in output impedance when C1 > 10 µF and there is no longer enough time to fully charge the capacitors
every cycle. In a typical application where fOSC = 10 kHz and C = C1 = C2 = 10 µF:
RO ≈ 2(23) + 1/(5 × 103)(10–5) + 4(ESRC1) + ESRC2
RO ≈ 46 + 20 + 5 (ESRC)
Because the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high
value could potentially swamp out a low 1/fPUMPC1 term, rendering an increase in switching frequency or filter
capacitance ineffective. Typical electrolytic capacitors may have ESRs as high as 10 Ω.
9
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
APPLICATION INFORMATION (continued)
Output Ripple
ESR also affects the ripple voltage seen at the output. The total ripple is determined by two voltages, A and B,
as shown in Figure 4. Segment A is the voltage drop across the ESR of C2 at the instant it goes from being
charged by C1 (current flow into C2) to being discharged through the load (current flowing out of C2). The
magnitude of this current change is 2 × IOUT, hence the total drop is 2 × IOUT × eSRC2 V. Segment B is the
voltage change across C2 during time t2, the half of the cycle when C2 supplies current to the load. The drop at
B is IOUT × t2/C2 V. The peak-to-peak ripple voltage is the sum of these voltage drops:
VRIPPLE ≈ (1/(2fPUMPC2) + 2(ESRC2)) × IOUT
Again, a low ESR capacitor results in a higher performance output.
t2
t1
B
0
V
A
–V+
Figure 4. Output Ripple
Paralleling Devices
Any number of TL7660 voltage converters may be paralleled to reduce output resistance (see Figure 5). The
reservoir capacitor, C2, serves all devices, while each device requires its own pump capacitor, C1. The resultant
output resistance would be approximately:
ROUT = ROUT (of TL7660)/n (number of devices)
V+
1
2
3
4
8
7
6
5
TL7660
"1"
1
2
3
4
8
7
6
5
+
-
C1
RL
TL7660
"n"
+
-
C1
-
+
C2
Figure 5. Paralleling Devices
10
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
APPLICATION INFORMATION (continued)
Cascading Devices
The TL7660 may be cascaded as shown to produced larger negative multiplication of the initial supply voltage
(see Figure 6). However, due to the finite efficiency of each device, the practical limit is 10 devices for light
loads. The output voltage is defined by:
VOUT = –n (VIN)
Where n is an integer representing the number of devices cascaded. The resulting output resistance would be
approximately the weighted sum of the individual TL7660 ROUT values.
V+
8
7
6
5
1
2
3
4
TL7660
"1"
8
7
6
5
1
2
3
4
+
-
10 µF
TL7660
"n"
+
-
10 µF
VOUT = –nV+
-
+
-
+
10 µF
10 µF
Figure 6. Cascading Devices for Increased Output Voltage
Changing the TL7660 Oscillator Frequency
It may be desirable in some applications, due to noise or other considerations, to increase the oscillator
frequency. This is achieved by overdriving the oscillator from an external clock, as shown in Figure 7. To prevent
possible device latchup, a 1-kΩ resistor must be used in series with the clock output. When the external clock
frequency is generated using TTL logic, the addition of a 10-kΩ pullup resistor to VCC supply is required. Note
that the pump frequency with external clocking, as with internal clocking, will be 1/2 of the clock frequency.
Output transitions occur on the positive-going edge of the clock.
V+
V+
8
7
6
5
1
2
3
4
CMOS
Gate
TL7660
+
–
10 µF
VOUT
–
+
10 µF
Figure 7. External Clocking
11
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
APPLICATION INFORMATION (continued)
It is also possible to increase the conversion efficiency of the TL7660 at low load levels by lowering the oscillator
frequency (see Figure 8). This reduces the switching losses. However, lowering the oscillator frequency causes
an undesirable increase in the impedance of the pump (C1) and reservoir (C2) capacitors; this is overcome by
increasing the values of C1 and C2 by the same factor that the frequency has been reduced. For example, the
addition of a 100-pF capacitor between terminal 7 (OSC) and VCC lowers the oscillator frequency to 1 kHz from
its nominal frequency of 10 kHz (a multiple of 10), and thereby necessitate a corresponding increase in the
value of C1 and C2 (from 10 µF to 100 µF).
V+
8
7
6
5
1
2
3
4
COSC
TL7660
++
C1
-
-
VOUT
-
+
C2
+
Figure 8. Lowering Oscillator Frequency
Positive Voltage Doubling
The TL7660 may be used to achieve positive voltage doubling using the circuit shown in Figure 9. In this
application, the pump inverter switches of the TL7660 are used to charge C1 to a voltage level of VCC – VF
(where VCC is the supply voltage and VF is the forward voltage drop of diode D1). On the transfer cycle, the
voltage on C1 plus the supply voltage (VCC) is applied through diode D2 to capacitor C2. The voltage thus
created on C2 becomes (2VCC) – (2VF) or twice the supply voltage minus the combined forward voltage drops of
diodes D1 and D2.
The source impedance of the output (VOUT) depends on the output current.
V
+
1
8
7
6
5
D1
D2
2
3
TL7660
VOUT = (2V+) – (2VF)
4
C2
C1
Figure 9. Positive-Voltage Doubler
12
Submit Documentation Feedback
TL7660
CMOS VOLTAGE CONVERTER
www.ti.com
SCAS794–JUNE 2006
APPLICATION INFORMATION (continued)
Combined Negative Voltage Conversion and Positive Supply Doubling
Figure 10 combines the functions shown in Figure 3 and Figure 9 to provide negative voltage conversion and
positive voltage doubling simultaneously. This approach would be, for example, suitable for generating +9 V and
–5 V from an existing 5-V supply. In this instance, capacitors C1 and C3 perform the pump and reservoir
functions, respectively, for the generation of the negative voltage, while capacitors C2 and C4 are pump and
reservoir, respectively, for the doubled positive voltage. There is a penalty in this configuration that combines
both functions, however, in that the source impedances of the generated supplies are somewhat higher, due to
the finite impedance of the common charge pump driver at terminal 2 of the device.
V+
VOUT = –(nVIN – VFDX
)
-
+
C3
8
7
6
5
1
2
3
4
D1
TL7660
+
-
C1
D2
VOUT = (2V+) – (VFD1) – (VFD2
)
+
C2
-
+
-
C4
Figure 10. Combined Negative-Voltage Converter and Positive-Voltage Doubler
Voltage Splitting
The bidirectional characteristics can also be used to split a higher supply in half (see Figure 11. The combined
load is evenly shared between the two sides. Because the switches share the load in parallel, the output
impedance is much lower than in the standard circuits, and higher currents can be drawn from the device. By
using this circuit and then the circuit of Figure 6, 15 V can be converted (via 7.5 V, and –7.5 V) to a nominal
–15 V, although with rather high series output resistance (~250 Ω).
V+
+
50 µF
-
RL1
V+
V
VOUT
=
8
7
6
1
2
3
4
2
TL7660
+
-
50 µF
5
+
-
RL2
50 µF
V–
Figure 11. Splitting a Supply in Half
13
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
16-Aug-2012
PACKAGING INFORMATION
Status (1)
Eco Plan (2)
MSL Peak Temp (3)
Samples
Orderable Device
Package Type Package
Drawing
Pins
Package Qty
Lead/
Ball Finish
(Requires Login)
TL7660CD
TL7660CDG4
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
D
D
8
8
8
8
8
8
8
8
75
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
75
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
TL7660CDGKR
TL7660CDGKRG4
TL7660CDGKT
TL7660CDGKTG4
TL7660CDR
VSSOP
VSSOP
VSSOP
VSSOP
SOIC
DGK
DGK
DGK
DGK
D
2500
2500
250
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
250
Green (RoHS
& no Sb/Br)
2500
2500
Green (RoHS
& no Sb/Br)
TL7660CDRG4
SOIC
D
Green (RoHS
& no Sb/Br)
TL7660CP
TL7660CPE4
TL7660ID
ACTIVE
ACTIVE
ACTIVE
PDIP
PDIP
SOIC
P
P
D
8
8
8
50
50
75
Pb-Free (RoHS)
Pb-Free (RoHS)
CU NIPDAU N / A for Pkg Type
CU NIPDAU N / A for Pkg Type
CU NIPDAU Level-1-260C-UNLIM
Green (RoHS
& no Sb/Br)
TL7660IDG4
TL7660IDGKR
TL7660IDGKRG4
TL7660IDGKT
TL7660IDGKTG4
TL7660IDR
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SOIC
VSSOP
VSSOP
VSSOP
VSSOP
SOIC
D
8
8
8
8
8
8
8
75
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
DGK
DGK
DGK
DGK
D
2500
2500
250
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
Green (RoHS
& no Sb/Br)
250
Green (RoHS
& no Sb/Br)
2500
2500
Green (RoHS
& no Sb/Br)
TL7660IDRG4
SOIC
D
Green (RoHS
& no Sb/Br)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
16-Aug-2012
Status (1)
Eco Plan (2)
MSL Peak Temp (3)
Samples
Orderable Device
Package Type Package
Drawing
Pins
Package Qty
Lead/
Ball Finish
(Requires Login)
TL7660IP
ACTIVE
ACTIVE
PDIP
PDIP
P
P
8
8
50
50
Pb-Free (RoHS)
Pb-Free (RoHS)
CU NIPDAU N / A for Pkg Type
CU NIPDAU N / A for Pkg Type
TL7660IPE4
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Aug-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TL7660CDGKR
TL7660CDGKT
TL7660CDR
VSSOP
VSSOP
SOIC
DGK
DGK
D
8
8
8
8
8
8
2500
250
330.0
180.0
330.0
330.0
180.0
330.0
12.4
12.4
12.4
12.4
12.4
12.4
5.3
5.3
6.4
5.3
5.3
6.4
3.3
3.3
5.2
3.3
3.3
5.2
1.3
1.3
2.1
1.3
1.3
2.1
8.0
8.0
8.0
8.0
8.0
8.0
12.0
12.0
12.0
12.0
12.0
12.0
Q1
Q1
Q1
Q1
Q1
Q1
2500
2500
250
TL7660IDGKR
TL7660IDGKT
TL7660IDR
VSSOP
VSSOP
SOIC
DGK
DGK
D
2500
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Aug-2012
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
TL7660CDGKR
TL7660CDGKT
TL7660CDR
VSSOP
VSSOP
SOIC
DGK
DGK
D
8
8
8
8
8
8
2500
250
370.0
220.0
340.5
370.0
220.0
340.5
355.0
205.0
338.1
355.0
205.0
338.1
55.0
50.0
20.6
55.0
50.0
20.6
2500
2500
250
TL7660IDGKR
TL7660IDGKT
TL7660IDR
VSSOP
VSSOP
SOIC
DGK
DGK
D
2500
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明