SNJ54BCT8245AFK [TI]
SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS; 八进制总线收发器扫描测试设备
| 型号： | SNJ54BCT8245AFK |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS |
| 文件： | 总29页 (文件大小：659K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
SN54BCT8245A . . . JT PACKAGE
SN74BCT8245A . . . DW OR NT PACKAGE
(TOP VIEW)
Members of the Texas Instruments
SCOPE Family of Testability Products
Octal Test-Integrated Circuits
Functionally Equivalent to ’F245 and
’BCT245 in the Normal- Function Mode
DIR
B1
B2
B3
B4
GND
B5
B6
B7
B8
1
2
3
4
5
6
7
8
9
10
24 OE
23 A1
22 A2
21 A3
20 A4
19 A5
Compatible With the IEEE Standard
1149.1-1990 (JTAG) Test Access Port and
Boundary-Scan Architecture
Test Operation Synchronous to Test
Access Port (TAP)
18
V
CC
17 A6
16 A7
Implement Optional Test Reset Signal by
Recognizing a Double-High-Level Voltage
(10 V) on TMS Pin
15
A8
TDO 11
TMS 12
14 TDI
13 TCK
SCOPE Instruction Set
– IEEE Standard 1149.1-1990 Required
Instructions, Optional INTEST, CLAMP,
and HIGHZ
– Parallel-Signature Analysis at Inputs
– Pseudo-Random Pattern Generation
From Outputs
SN54BCT8245A . . . FK PACKAGE
(TOP VIEW)
– Sample Inputs/Toggle Outputs
4
3
2
1
28 27 26
25
5
6
7
8
9
A2
A1
OE
NC
DIR
B1
A8
TDI
TCK
Package Options Include Plastic
24
23
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
and Ceramic 300-mil DIPs (JT, NT)
22 NC
21 TMS
20 TDO
19 B8
10
11
description
B2
The ’BCT8245A scan test devices with octal bus
transceivers are members of the Texas
12 13 14 15 16 17 18
Instruments SCOPE
testability integrated-
circuit family. This family of devices supports IEEE
Standard 1149.1-1990 boundary scan to facilitate
testing of complex circuit-board assemblies. Scan
access to the test circuitry is accomplished via the
4-wire test access port (TAP) interface.
NC – No internal connection
In the normal mode, these devices are functionally equivalent to the ’F245 and ’BCT245 octal bus transceivers.
The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device
terminals or to perform a self test on the boundary-test cells. Activating the TAP in normal mode does not affect
the functional operation of the SCOPE octal bus transceivers.
In the test mode, the normal operation of the SCOPE octal bus transceivers is inhibited and the test circuitry
is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform
boundary-scan test operations as described in IEEE Standard 1149.1-1990.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SCOPE is a trademark of Texas Instruments Incorporated.
Copyright 1996, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
description (continued)
Four dedicated test terminals control the operation of the test circuitry: test data input (TDI), test data output
(TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing
functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation
(PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.
The SN54BCT8245A is characterized for operation over the full military temperature range of –55°C to 125°C.
The SN74BCT8245A is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
(normal mode)
INPUTS
OPERATION
OE
L
DIR
L
B data to A bus
A data to B bus
Isolation
L
H
H
X
†
logic symbol
Φ
SCAN
’BCT8245A
14
12
13
TDI
TMS
TCK
TDI
TMS
11
TDO
TDO
TCK-IN
TCK-OUT
24
1
G3
OE
DIR
3 EN1 [BA]
3 EN2 [AB]
23
22
2
3
A1
A2
B1
B2
1
1
2
21
20
4
5
A3
A4
B3
B4
19
17
16
7
8
9
A5
A6
A7
B5
B6
B7
15
10
A8
B8
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
functional block diagram
Boundary-Scan Register
V
CC
CC
24
1
OE
V
DIR
V
CC
V
CC
23
2
A1
B1
One of Eight Channels
Bypass Register
Boundary-Control
Register
V
CC
V
CC
11
TDO
14
Instruction Register
TDI
TMS
TCK
V
CC
12
TAP
Controller
V
CC
13
Pin numbers shown are for the DW, JT, and NT packages.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
Terminal Functions
TERMINAL
NAME
DESCRIPTION
A-bus I/O ports. See function table for normal-mode logic. Internal pullups force these I/O ports to a high level if left
unconnected.
A1–A8
B1–B8
B-bus I/O ports. See function table for normal-mode logic. Internal pullups force these I/O ports to a high level if left
unconnected.
Normal-function direction-control input. See function table for normal-mode logic. An internal pullup forces DIR to a high
level if left unconnected.
DIR
GND
OE
Ground
Normal-function output-enable input. See function table for normal-mode logic. An internal pullup forces OE to a high level
if left unconnected.
Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous
to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK. An internal pullup forces
TCK to a high level if left unconnected.
TCK
TDI
Testdatainput. OneoffourterminalsrequiredbyIEEEStandard1149.1-1990. TDIistheserialinputforshiftingdatathrough
the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data
through the instruction register or selected data register. An internal pullup forces TDO to a high level when it is not active
and is not driven from an external source.
TDO
Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its TAP
controller states. An internal pullup forces TMS to a high level if left unconnected. TMS also provides the optional test reset
TMS
signal of IEEE Standard 1149.1-1990. This is implemented by recognizing a third logic level, double high (V
), at TMS.
IHH
V
CC
Supply voltage
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
test architecture
Serial-test information is conveyed by means of a 4-wire test bus, or TAP, that conforms to IEEE Standard
1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The
TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the
synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip
control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.
The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK, and
output data changes on the falling edge of TCK. This scheme ensures that data to be captured is valid for fully
one-half of the TCK cycle.
The functional block diagram shows the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan
architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the
device contains an 8-bit instruction register and three test-data registers: an 18-bit boundary-scan register, a
2-bit boundary-control register, and a 1-bit bypass register.
Test-Logic-Reset
TMS = H
TMS = L
TMS = H
TMS = H
TMS = H
Run-Test/Idle
Select-DR-Scan
TMS = L
Select-IR-Scan
TMS = L
TMS = L
TMS = H
TMS = H
Capture-DR
TMS = L
Capture-IR
TMS = L
Shift-DR
Shift-IR
TMS = L
TMS = L
TMS = H
TMS = H
TMS = H
Exit1-IR
TMS = H
Exit1-DR
TMS = L
TMS = L
Pause-DR
TMS = H
Pause-IR
TMS = H
Exit2-IR
TMS = L
TMS = L
TMS = L
TMS = L
Exit2-DR
TMS = H
TMS = H
Update-DR
Update-IR
TMS = H
TMS = L
TMS = H
TMS = L
Figure 1. TAP-Controller State Diagram
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
state diagram description
TheTAPcontrollerisasynchronousfinitestatemachinethatprovidestestcontrolsignalsthroughoutthedevice.
The state diagram shown in Figure 1 is in accordance with IEEE Standard 1149.1-1990. The TAP controller
proceeds through its states based on the level of TMS at the rising edge of TCK.
As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in
the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive
TCK cycles. Any state that does not meet this criterion is an unstable state.
There are two main paths through the state diagram: one to access and control the selected data register and
one to access and control the instruction register. Only one register can be accessed at a time.
Test-Logic-Reset
The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset
and is disabled so that the normal logic function of the device is performed. The instruction register is reset to
an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data
registers also can be reset to their power-up values.
The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more
than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left
unconnected or if a board defect causes it to be open circuited.
For the ’BCT8245A, the instruction register is reset to the binary value 11111111, which selects the BYPASS
instruction. The boundary-control register is reset to the binary value 10, which selects the PSA test operation.
Run-Test/Idle
The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test
operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans.
Run-Test/Idle is a stable state in which the test logic may be actively running a test or may be idle.
The test operations selected by the boundary-control register are performed while the TAP controller is in the
Run-Test/Idle state.
Select-DR-Scan, Select-lR-Scan
No specific function is performed in the Select-DR-Scan and Select-lR-Scan states, and the TAP controller exits
either of these states on the next TCK cycle. These states allow the selection of either data-register scan or
instruction-register scan.
Capture-DR
When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the
Capture-DR state, the selected-data register may capture a data value as specified by the current instruction.
Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR
state.
Shift-DR
Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the
first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic
level present in the least-significant bit of the selected data register.
While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle.
The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during
the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR).
The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
Exit1-DR, Exit2-DR
The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return
to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register.
On the first falling edge of TCK, after entry to Exit1-DR, TDO goes from the active state to the high-impedance
state.
Pause-DR
No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain
indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.
Update-DR
If the current instruction calls for the selected data register to be updated with current data, then such update
occurs on the falling edge of TCK, following entry to the Update-DR state.
Capture-IR
When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In
the Capture-IR state, the instruction register captures its current status value. This capture operation occurs
on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state.
For the ’BCT8245A, the status value loaded in the Capture-IR state is the fixed binary value 10000001.
Shift-IR
Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO and,
on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to
the logic level present in the least-significant bit of the instruction register.
While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK
cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs
during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to
Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.
Exit1-IR, Exit2-IR
The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to
return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register.
On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance
state.
Pause-IR
No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain
indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of
data.
Update-IR
The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR
state.
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
register overview
With the exception of the bypass register, any test register may be thought of as a serial-shift register with a
shadow latch on each bit. The bypass register differs in that it contains only a shift register. During the
appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register
may be parallel loaded from a source specified by the current instruction. During the appropriate shift state
(Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted
in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from
the shift register.
instruction register description
The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information
contained in the instruction includes the mode of operation (either normal mode, in which the device performs
itsnormallogicfunction, ortestmode, inwhichthenormallogicfunctionisinhibitedoraltered), thetestoperation
to be performed, which of the three data registers is to be selected for inclusion in the scan path during
data-register scans, and the source of data to be captured into the selected data register during Capture-DR.
Table 2 lists the instructions supported by the ’BCT8245A. The even-parity feature specified for SCOPE
devices is not supported in this device. Bit 7 of the instruction opcode is a don’t-care bit. Any instructions that
are defined for SCOPE devices but are not supported by this device default to BYPASS.
During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted
out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value
that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated
and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the
binary value 11111111, which selects the BYPASS instruction. The IR order of scan is shown in Figure 2.
Bit 7
(MSB)
Don’t
Care
Bit 0
(LSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
TDI
TDO
Figure 2. Instruction Register Order of Scan
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
data register description
boundary-scan register
The boundary-scan register (BSR) is 18 bits long. It contains one boundary-scan cell (BSC) for each
normal-function input pin and one BSC for each normal-function output pin. Which I/O ports, A or B, function
as input terminals and which function as output terminals is determined by the DIR signal (BSC17) as described
below. The BSR is used 1) to store test data that is to be applied internally to the inputs of the normal on-chip
logic and/or externally to the device output terminals, and/or 2) to capture data that appears internally at the
outputs of the normal on-chip logic and/or externally at the device input terminals.
The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The
contents of the BSR may change during Run-Test/Idle, as determined by the current instruction. The contents
of the BSR are not changed in Test-Logic-Reset.
The BSR order of scan is from TDI through bits 17–0 to TDO. Table 1 shows the BSR bits and their associated
device pin signals. The device signals I1–I8 and O1–O8 represent data input signals and data output signals,
respectively. The direction control signal (DIR) as output by BSC17 determines which port, A or B, is considered
an input and which is considered an output. When the output of BSC17 is logic 0, the device signals I1–I8 are
associated with I/O ports B1–B8, while device signals O1–O8 are associated with I/O ports A1–A8. When the
output of BSC17 is logic 1, the converse is true (that is, I1–I8 are associated with A1–A8, while O1–O8 are
associated with B1–B8). In normal-function mode, the output of the BSC17 input is equivalent to the input signal
present at the DIR input pin.
Table 1. Boundary-Scan Register Configuration
BSR BIT
NUMBER
DEVICE
SIGNAL
BSR BIT
NUMBER
DEVICE
SIGNAL
BSR BIT
NUMBER
DEVICE
SIGNAL
17
16
–
DIR
15
14
13
12
11
10
9
I1
I2
I3
I4
I5
I6
I7
I8
7
6
5
4
3
2
1
0
O1
O2
O3
O4
O5
O6
O7
O8
OE
–
–
–
–
–
–
–
–
–
–
–
8
boundary-control register
The boundary-control register (BCR) is two bits long. The BCR is used in the context of the RUNT instruction
to implement additional test operations not included in the basic SCOPE instruction set. Such operations
include PRPG and PSA. Table 3 shows the test operations that are decoded by the BCR.
During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is
reset to the binary value 10, which selects the PSA test operation. The BCR order of scan is shown in Figure 3.
Bit 1
(MSB)
Bit 0
(LSB)
TDI
TDO
Figure 3. Boundary-Control Register Order of Scan
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
bypass register
The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path,
thereby reducing the number of bits per test pattern that must be applied to complete a test operation.
During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in
Figure 4.
TDI
TDO
Bit 0
Figure 4. Bypass Register Order of Scan
instruction-register opcode description
The instruction-register opcodes are shown in Table 2. The following descriptions detail the operation of each
instruction.
Table 2. Instruction-Register Opcodes
†
BINARY CODE
BIT 7 → BIT 0
MSB → LSB
SELECTED DATA
REGISTER
SCOPE OPCODE
DESCRIPTION
MODE
X0000000
X0000001
X0000010
X0000011
X0000100
X0000101
X0000110
X0000111
X0001000
X0001001
X0001010
X0001011
X0001100
X0001101
X0001110
X0001111
All others
EXTEST/INTEST
Boundary scan
Bypass scan
Boundary scan
Bypass
Test
Normal
Normal
Test
‡
BYPASS
SAMPLE/PRELOAD
INTEST/EXTEST
Sample boundary
Boundary scan
Boundary scan
Bypass
Boundary scan
‡
BYPASS
BYPASS
Bypass scan
Normal
Normal
Modified test
Test
‡
Bypass scan
Bypass
HIGHZ (TRIBYP)
CLAMP (SETBYP)
Control boundary to high impedance
Control boundary to 1/0
Bypass scan
Bypass
Bypass
‡
BYPASS
Bypass
Normal
Test
RUNT
Boundary run test
Bypass
READBN
READBT
CELLTST
TOPHIP
Boundary read
Boundary scan
Boundary scan
Boundary scan
Bypass
Normal
Test
Boundary read
Boundary self test
Boundary toggle outputs
Boundary-control register scan
Boundary-control register scan
Bypass scan
Normal
Test
SCANCN
SCANCT
BYPASS
Boundary control
Boundary control
Bypass
Normal
Test
Normal
†
‡
Bit 7 is a don’t-care bit; X = don’t care.
The BYPASS instruction is executed in lieu of a SCOPE instruction that is not supported in the ’BCT8245A.
boundary scan
This instruction conforms to the IEEE Standard 1149.1-1990 EXTEST and INTEST instructions. The BSR is
selected in the scan path. Data appearing at the device input terminals is captured in the input BSCs, while data
appearing at the outputs of the normal on-chip logic is captured in the output BSCs. Data that has been scanned
into the input BSCs is applied to the inputs of the normal on-chip logic, while data that has been scanned into
the output BSCs is applied to the device output terminals. The device operates in the test mode.
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
bypass scan
This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in the normal mode.
sample boundary
This instruction conforms to the IEEE Standard 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is
selected in the scan path. Data appearing at the device input terminals is captured in the input BSCs, while data
appearing at the outputs of the normal on-chip logic is captured in the output BSCs. The device operates in the
normal mode.
control boundary to high impedance
This instruction conforms to the IEEE Standard 1149.1a-1993 HIGHZ instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in a modified test mode in which all device output terminals are placed in the high-impedance state,
the device input terminals remain operational, and the normal on-chip logic function is performed.
control boundary to 1/0
This instruction conforms to the IEEE Standard 1149.1a-1993 CLAMP instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the input
BSCs is applied to the inputs of the normal on-chip logic, while data in the output BSCs is applied to the device
output terminals. The device operates in the test mode.
boundary run test
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during
Run-Test/Idle. The four test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP),
PRPG, PSA, and simultaneous PSA and PRPG (PSA/PRPG).
boundary read
The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This
instruction is useful for inspecting data after a PSA operation.
boundary self test
The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR.
In this way, the contents of the shadow latches may be read out to verify the integrity of both shift-register and
shadow-latch elements of the BSR. The device operates in the normal mode.
boundary toggle outputs
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. Data in the shift register elements of the selected output BSCs is toggled on each rising edge of
TCK in Run-Test/Idle and is then updated in the shadow latches and applied to the associated device output
terminals on each falling edge of TCK in Run-Test/Idle. Data in the selected input BSCs remains constant and
is applied to the inputs of the normal on-chip logic. Data appearing at the device input terminals is not captured
in the input BSCs. The device operates in the test mode.
boundary-control register scan
The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This
operation must be performed before a boundary-run test operation to specify which test operation is to
be executed.
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
boundary-control register opcode description
The BCR opcodes are decoded from BCR bits 1–0, as shown in Table 3. The selected test operation is
performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail
the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.
Table 3. Boundary-Control Register Opcodes
BINARY CODE
BIT 1 → BIT 0
MSB → LSB
DESCRIPTION
00
01
10
11
Sample inputs/toggle outputs (TOPSIP)
Pseudo-random pattern generation/16-bit mode (PRPG)
Parallel-signature analysis/16-bit mode (PSA)
Simultaneous PSA and PRPG/8-bit mode (PSA/PRPG)
It should be noted, in general, that while the control input BSCs (bits 17–16) are not included in the sample,
toggle, PSA, or PRPG algorithms, the output-enable BSC (bit 16 of the BSR) does control the drive state (active
or high impedance) of the device output terminals while the direction-control BSC (bit 17) controls which I/O
ports, A or B, are considered input terminals and which are considered output terminals.
sample inputs/toggle outputs (TOPSIP)
Data appearing at the device input terminals is captured in the shift-register elements of the input BSCs on each
rising edge of TCK. This data is then updated in the shadow latches of the input BSCs and applied to the inputs
of the normal on-chip logic. Data in the shift register elements of the output BSCs is toggled on each rising edge
of TCK, updated in the shadow latches, and applied to the device output terminals on each falling edge of TCK.
pseudo-random pattern generation (PRPG)
A pseudo-random pattern is generated in the shift-register elements of the BSCs on each rising edge of TCK
and then updated in the shadow latches and applied to the device output terminals on each falling edge of TCK.
This data also is updated in the shadow latches of the input BSCs and applied to the inputs of the normal on-chip
logic. Figure 5 illustrates the 16-bit linear-feedback shift-register algorithm through which the patterns are
generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value
of all zeroes will not produce additional patterns.
I1
I2
I3
I4
I5
I6
I7
I8
=
O1
O2
O3
O4
O5
O6
O7
O8
Figure 5. 16-Bit PRPG Configuration
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
parallel-signature analysis (PSA)
Data appearing at the device input terminals is compressed into a 16-bit parallel signature in the shift-register
elements of the BSCs on each rising edge of TCK. This data is then updated in the shadow latches of the input
BSCs and applied to the inputs of the normal on-chip logic. Data in the shadow latches of the output BSCs
remains constant and is applied to the device outputs. Figure 6 illustrates the 16-bit linear-feedback
shift-register algorithm through which the signature is generated. An initial seed value should be scanned into
the BSR before performing this operation.
I1
I2
I3
I4
I5
I6
I7
I8
=
=
O1
O2
O3
O4
O5
O6
O7
O8
Figure 6. 16-Bit PSA Configuration
simultaneous PSA and PRPG (PSA/PRPG)
Data appearing at the device input terminals is compressed into an 8-bit parallel signature in the shift-register
elements of the input BSCs on each rising edge of TCK. This data is then updated in the shadow latches of the
input BSCs and applied to the inputs of the normal on-chip logic. At the same time, an 8-bit pseudo-random
pattern is generated in the shift-register elements of the output BSCs on each rising edge of TCK, updated in
the shadow latches, and applied to the device output terminals on each falling edge of TCK. Figure 7 illustrates
the 8-bit linear-feedback shift-register algorithm through which the signature and patterns are generated. An
initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes
will not produce additional patterns.
I1
I2
I3
I4
I5
I6
I7
I8
=
=
O1
O2
O3
O4
O5
O6
O7
O8
Figure 7. 8-Bit PSA/PRPG Configuration
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
timing description
Alltestoperationsofthe’BCT8245AaresynchronoustoTCK. DataontheTDI, TMS, andnormal-functioninputs
is captured on the rising edge of TCK. Data appears on the TDO and normal-function output terminals on the
falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 1) by changing the
value of TMS on the falling edge of TCK and then applying a rising edge to TCK.
A simple timing example is illustrated in Figure 8. In this example, the TAP controller begins in the
Test-Logic-Reset state and is advanced through its states as necessary to perform one instruction-register scan
and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data and TDO
is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 4 details
the operation of the test circuitry during each TCK cycle.
Table 4. Explanation of Timing Example
TCK
CYCLE(S)
TAP STATE
AFTER TCK
DESCRIPTION
TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward
the desired state.
1
Test-Logic-Reset
2
3
4
Run-Test/Idle
Select-DR-Scan
Select-IR-Scan
The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the
Capture-IR state.
5
6
Capture-IR
Shift-IR
TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP
on the rising edge of TCK as the TAP controller advances to the next state.
One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value
11111111 is seriallyscannedintotheIR.Atthesametime,the8-bitbinaryvalue10000001isseriallyscanned
out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next
TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
7–13
Shift-IR
14
15
16
Exit1-IR
Update-IR
TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
Select-DR-Scan
The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the
Capture-DR state.
17
18
Capture-DR
Shift-DR
TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP
on the rising edge of TCK as the TAP controller advances to the next state.
19–20
21
Shift-DR
Exit1-DR
The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
In general, the selected data register is updated with the new data on the falling edge of TCK.
22
Update-DR
23
Select-DR-Scan
Select-IR-Scan
Test-Logic-Reset
24
25
Test operation completed
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
TCK
TMS
TDI
TDO
TAP
Controller
State
3-State (TDO) or Don’t Care (TDI)
Figure 8. Timing Example
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
CC
Input voltage range, V : I/O ports (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 5.5 V
I
except I/O ports and TMS (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input voltage range (TMS) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 12 V
Voltage range applied to any output in the disabled or power-off state . . . . . . . . . . . . . . . . . . . . –0.5 V to 5.5 V
Voltage range applied to any output in the high state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V
CC
Input clamp current, I
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –30 mA
IK
Current into any output in the low state: SN54BCT8245A (any A, TDO) . . . . . . . . . . . . . . . . . . . . . . . . . 40 mA
SN54BCT8245A (any B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA
SN74BCT8245A (any A, TDO) . . . . . . . . . . . . . . . . . . . . . . . . . 48 mA
SN74BCT8245A (any B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA
Maximum power dissipation at T = 55° C (in still air) (see Note 2): DW package . . . . . . . . . . . . . . . . . 1.7 W
A
NT package . . . . . . . . . . . . . . . . . . 1.3 W
Storage temperature range, T
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
stg
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input voltage rating may be exceeded if the input clamp-current rating is observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils,
except for the NT package, which has a trace length of zero. For more information, refer to the Package Thermal Considerations
application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
recommended operating conditions
SN54BCT8245A
MIN NOM MAX
SN74BCT8245A
MIN NOM MAX
UNIT
V
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Double-high-level input voltage
Low-level input voltage
Input clamp current
IH
TMS
10
12
0.8
–18
–3
10
12
0.8
–18
–3
V
IHH
IL
V
I
IK
mA
Any A, TDO
Any B
I
High-level output current
mA
OH
OL
–12
20
–15
24
Any A, TDO
Any B
I
Low-level output current
mA
48
64
T
A
Operating free-air temperature
–55
125
0
70
°C
16
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54BCT8245A
SN74BCT8245A
PARAMETER
Any A, TDO
Any B
TEST CONDITIONS
UNIT
†
†
MIN TYP
MAX
MIN TYP
MAX
V
V
V
= 4.5 V,
I = –18 mA
I
–1.2
–1.2
V
IK
CC
= 4.75 V,
I
I
I
I
I
I
I
I
I
I
I
= –1 mA
= –1 mA
= –3 mA
= –3 mA
= –3 mA
= –12 mA
= –15 mA
= 20 mA
= 24 mA
= 48 mA
= 64 mA
2.7
2.5
2.4
2.7
2.4
2
3.4
3.4
3.3
3.4
3.4
3.2
2.7
2.5
2.4
2.7
2.4
3.4
3.4
3.3
3.4
3.4
CC
OH
OH
OH
OH
OH
OH
OH
OL
OL
OL
OL
V
= 4.5 V
CC
CC
V
OH
V
= 4.75 V,
V
V
CC
= 4.5 V
2
3.1
0.35
0.42
0.3
0.5
Any A, TDO
Any B
V
CC
V
CC
V
CC
= 4.5 V
= 4.5 V
= 5.5 V,
0.5
V
OL
V
0.38
0.55
0.55
0.1
Except A or B
Any A or B
0.1
0.25
–100
1
I
I
V = 5.5 V
I
mA
0.25
–100
1
‡
I
I
I
I
I
I
I
I
I
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 0 to 2 V,
= 2 V to 0,
= 0,
V = 2.7 V
–1
–35
–1
–35
µA
mA
µA
µA
µA
µA
µA
µA
mA
IH
I
TMS
V = 10 V
I
IHH
‡
V = 0.5 V
I
–30
–1
–70
–35
–70
–200
–100
–200
±250
±250
±250
–225
7.5
–30
–1
–70
–35
–70
–200
–100
–200
±250
±250
±250
–225
7.5
IL
TDO
TDO
V
O
V
O
V
O
V
O
= 2.7 V
OZH
OZL
= 0.5 V
–30
–30
= 0.5 V or 2.7 V
= 0.5 V or 2.7 V
OZPU
OZPD
off
V or V ≤ 4.5 V
I
O
§
= 5.5 V,
V
O
= 0
–100
–100
OS
Outputs high
Outputs low
3.6
35
1.5
8
3.6
35
1.5
8
V
CC
= 5.5 V,
¶
I
52
52
mA
CC
Outputs open
Outputs disabled
3.5
3.5
C
C
V
V
= 5 V,
= 5 V,
V = 2.5 V or 0.5 V
I
pF
pF
i
CC
V
O
= 2.5 V or 0.5 V
14
14
io
CC
†
‡
§
¶
All typical values are at V
For I/O ports, the parameters I and I include the off-state output current.
= 5 V, T = 25°C.
A
IH IL
CC
Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
and I are measured in the A-data to B-bus operational mode.
I
CCH
CCL
17
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (test mode) (see Figure 9)
V
T
= 5 V,
= 25°C
CC
A
SN54BCT8245A SN74BCT8245A
UNIT
MIN
0
MAX
MIN
0
MAX
MIN
0
MAX
f
t
Clock frequency
Pulse duration
TCK
20
20
20
MHz
ns
clock
TCK high or low
25
50*
6
25
50*
6
25
50
6
w
TMS double high
Any A or B before TCK↑
DIR or OE before TCK↑
TDI before TCK↑
TMS before TCK↑
Any A or B after TCK↑
DIR or OE after TCK↑
TDI after TCK↑
6
6
6
t
su
Setup time
ns
6
6
6
12
4.5
4.5
4.5
0
12
4.5
4.5
4.5
0
12
4.5
4.5
4.5
0
t
t
Hold time
ns
ns
h
TMS after TCK↑
Delay time
Power up to TCK↑
100*
100*
100
d
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (normal mode) (see Figure 9)
V
T
= 5 V,
= 25°C
CC
A
SN54BCT8245A SN74BCT8245A
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
MIN
2
TYP
5.8
6.1
6.8
8.8
6.2
6
MAX
7.8
8.7
9.5
12.5
8.6
8
MIN
2
MAX
9.6
MIN
2
MAX
8.7
t
t
t
t
t
t
PLH
PHL
PZH
PZL
PHZ
PLZ
A or B
OE
B or A
B or A
B or A
ns
ns
ns
2
2
11
2
10
3
3
11.5
14.3
10.2
10.5
3
10.6
13.8
9.6
3
3
3
3
3
3
OE
2.5
2.5
2.5
9.5
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (test mode) (see Figure 9)
SN54BCT8245A
FROM
(INPUT)
TO
(OUTPUT)
V
T
= 5 V,
= 25°C
CC
A
PARAMETER
UNIT
MIN
MAX
MIN
20
6
TYP
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
TCK
20
6
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PZH
PZL
PZH
PZL
PHZ
PLZ
PHZ
PLZ
PHZ
PLZ
13
12.5
7.6
8
15.5
15.5
10.5
10.5
20
21.5
21.5
14
TCK↓
B or A
TDO
6
6
3.5
3.5
7.5
7.5
6.5
7
3.5
3.5
7.5
7.5
6.5
7
TCK↓
ns
ns
ns
ns
ns
ns
ns
ns
13
16.5
17
28
B or A
B or A
TDO
TCK↑
TCK↓
21
29
14
17
24
15
20
26
3.5
4
7.6
8.5
18
10.5
12
3.5
4
11.5
17.5
30
TCK↓
8
22
8
B or A
B or A
TDO
TCK↑
TCK↓
TCK↓
8
19
25
8
32
6
14
18
6
24
6
14
18
6
23
3
8
11.5
10
3
13
3
7.5
18.5
18.5
3
13
8
22
8
31
B or A
TCK↑
8
22
8
31
19
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (test mode) (see Figure 9)
SN74BCT8245A
FROM
(INPUT)
TO
(OUTPUT)
V
T
= 5 V,
= 25°C
CC
A
PARAMETER
UNIT
MIN
MAX
MIN
20
6
TYP
MAX
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
TCK
20
6
MHz
ns
max
PLH
PHL
PLH
PHL
PLH
PHL
PZH
PZL
PZH
PZL
PZH
PZL
PHZ
PLZ
PHZ
PLZ
PHZ
PLZ
13
12.5
7.6
8
15.5
15.5
10.5
10.5
20
20
20
TCK↓
B or A
TDO
6
6
3.5
3.5
7.5
7.5
6.5
7
3.5
3.5
7.5
7.5
6.5
7
13
TCK↓
ns
ns
ns
ns
ns
ns
ns
ns
12
16.5
17
24
B or A
B or A
TDO
TCK↑
TCK↓
21
25
14
17
21
15
20
23
3.5
4
7.6
8.5
18
10.5
11
3.5
4
11
TCK↓
12.5
27
8
22
8
B or A
B or A
TDO
TCK↑
TCK↓
8
19
25
8
29
6
14
18
6
22
6
14
17
6
21
3
8
11.5
10
3
12.5
12
TCK↓
TCK↑
3
7.5
18.5
18.5
3
8
22
8
27
B or A
8
22
8
27
20
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54BCT8245A, SN74BCT8245A
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS
SCBS043E – MAY 1990 – REVISED JULY 1996
PARAMETER MEASUREMENT INFORMATION
7 V (t
, t
, O.C.)
PZL PLZ
Open
(all others)
S1
From Output
Under Test
Test
Point
C
L
R1
R1
(see Note A)
From Output
Under Test
Test
Point
C
L
R2
(see Note A)
LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS
R
= R1 = R2
L
LOAD CIRCUIT FOR
3-STATE AND OPEN-COLLECTOR OUTPUTS
High-Level
Pulse
3 V
0 V
1.5 V
1.5 V
3 V
Timing Input
1.5 V
t
w
0 V
3 V
0 V
3 V
0 V
t
h
Low-Level
Pulse
t
1.5 V
su
1.5 V
Data Input
1.5 V
1.5 V
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
3 V
0 V
Output
Control
(low-level enable)
3 V
1.5 V
1.5 V
Input
1.5 V
1.5 V
0 V
PHL
t
t
PZL
t
t
PLZ
t
PLH
3.5 V
V
OH
1.5 V
In-Phase
Output
Waveform 1
(see Notes B)
1.5 V
1.5 V
1.5 V
t
V
OL
V
OL
0.3 V
t
PHZ
PLH
t
PHL
PZH
V
OH
V
OH
Waveform 2
(see Notes B)
Out-of-Phase
Output
1.5 V
1.5 V
0.3 V
0 V
V
OL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (see Note D)
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A.
C includes probe and jig capacitance.
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, t = t ≤ 2.5 ns, duty cycle = 50%.
r
f
D. The outputs are measured one at a time with one transition per measurement.
E. When measuring propagation delay times of 3-state outputs, switch S1 is open.
Figure 9. Load Circuits and Voltage Waveforms
21
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
9-Oct-2007
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
LCCC
CDIP
SOIC
Drawing
5962-9172801Q3A
5962-9172801QLA
SN74BCT8245ADW
ACTIVE
ACTIVE
ACTIVE
FK
28
24
24
1
1
TBD
TBD
POST-PLATE N / A for Pkg Type
A42 SNPB N / A for Pkg Type
JT
DW
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74BCT8245ADWE4
SN74BCT8245ADWG4
SN74BCT8245ADWR
SN74BCT8245ADWRE4
SN74BCT8245ADWRG4
SN74BCT8245ANT
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SOIC
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
DW
DW
DW
DW
DW
NT
24
24
24
24
24
24
24
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
15
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
CU NIPDAU N / A for Pkg Type
POST-PLATE N / A for Pkg Type
SN74BCT8245ANTE4
NT
15
Pb-Free
(RoHS)
SNJ54BCT8245AFK
SNJ54BCT8245AJT
ACTIVE
ACTIVE
LCCC
CDIP
FK
JT
28
24
1
1
TBD
TBD
A42 SNPB
N / A for Pkg Type
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
11-Mar-2008
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0 (mm)
B0 (mm)
K0 (mm)
P1
W
Pin1
Diameter Width
(mm) W1 (mm)
(mm) (mm) Quadrant
SN74BCT8245ADWR
SOIC
DW
24
2000
330.0
24.4
10.75
15.7
2.7
12.0
24.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
11-Mar-2008
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SOIC DW 24
SPQ
Length (mm) Width (mm) Height (mm)
346.0 346.0 41.0
SN74BCT8245ADWR
2000
Pack Materials-Page 2
MECHANICAL DATA
MLCC006B – OCTOBER 1996
FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN
A
B
NO. OF
TERMINALS
**
18 17 16 15 14 13 12
MIN
MAX
MIN
MAX
0.342
(8,69)
0.358
(9,09)
0.307
(7,80)
0.358
(9,09)
19
20
11
10
9
20
28
44
52
68
84
0.442
(11,23)
0.458
(11,63)
0.406
(10,31)
0.458
(11,63)
21
B SQ
22
0.640
(16,26)
0.660
(16,76)
0.495
(12,58)
0.560
(14,22)
8
A SQ
23
0.739
(18,78)
0.761
(19,32)
0.495
(12,58)
0.560
(14,22)
7
24
25
6
0.938
(23,83)
0.962
(24,43)
0.850
(21,6)
0.858
(21,8)
5
1.141
(28,99)
1.165
(29,59)
1.047
(26,6)
1.063
(27,0)
26 27 28
1
2
3
4
0.080 (2,03)
0.064 (1,63)
0.020 (0,51)
0.010 (0,25)
0.020 (0,51)
0.010 (0,25)
0.055 (1,40)
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)
0.045 (1,14)
0.035 (0,89)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
4040140/D 10/96
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MPDI004 – OCTOBER 1994
NT (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
24 PINS SHOWN
A
PINS **
24
28
DIM
24
13
1.260
(32,04) (36,20)
1.425
A MAX
1.230
(31,24) (35,18)
1.385
A MIN
B MAX
B MIN
0.280 (7,11)
0.250 (6,35)
0.310
(7,87)
0.315
(8,00)
1
12
0.290
(7,37)
0.295
(7,49)
0.070 (1,78) MAX
B
0.020 (0,51) MIN
0.200 (5,08) MAX
Seating Plane
0.125 (3,18) MIN
0.100 (2,54)
0.010 (0,25)
0°–15°
0.021 (0,53)
0.015 (0,38)
M
0.010 (0,25) NOM
4040050/B 04/95
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MCER004A – JANUARY 1995 – REVISED JANUARY 1997
JT (R-GDIP-T**)
CERAMIC DUAL-IN-LINE
24 LEADS SHOWN
PINS **
A
24
28
DIM
13
24
1.280
(32,51) (37,08)
1.460
A MAX
1.240
(31,50) (36,58)
1.440
B
A MIN
B MAX
B MIN
0.300
(7,62)
0.291
(7,39)
1
12
0.070 (1,78)
0.030 (0,76)
0.245
(6,22)
0.285
(7,24)
0.320 (8,13)
0.290 (7,37)
0.015 (0,38) MIN
0.100 (2,54) MAX
0.200 (5,08) MAX
Seating Plane
0.130 (3,30) MIN
0.023 (0,58)
0.015 (0,38)
0°–15°
0.014 (0,36)
0.008 (0,20)
0.100 (2,54)
4040110/C 08/96
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
Automotive
Broadband
Digital Control
Medical
Amplifiers
Data Converters
DSP
Clocks and Timers
Interface
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
Logic
Military
Power Mgmt
Microcontrollers
RFID
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
Optical Networking
Security
Telephony
Video & Imaging
Wireless
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
RF/IF and ZigBee® Solutions www.ti.com/lprf
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明