SN74LV126APWRE4 [TI]

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS; 翻两番总线缓冲器闸3态输出
SN74LV126APWRE4
型号: SN74LV126APWRE4
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
翻两番总线缓冲器闸3态输出

输出元件
文件: 总14页 (文件大小:343K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇ ꢈ ꢉꢊ ꢀꢁꢋ ꢃꢄꢅ ꢆꢇ ꢈꢉ  
ꢌ ꢍꢉꢎꢏ ꢍꢐꢄ ꢑ ꢒꢍꢀ ꢒꢍꢓ ꢓ ꢑꢏ ꢔ ꢉꢕꢑ ꢀ  
ꢖ ꢗꢕ ꢘ ꢙ ꢚꢀꢕꢉꢕ ꢑ ꢛ ꢍꢕ ꢐꢍ ꢕꢀ  
SCES131H − MARCH 1998 − REVISED APRIL 2005  
SN54LV126A . . . J OR W PACKAGE  
SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
D
D
D
2-V to 5.5-V V  
Operation  
CC  
Max t of 6.5 ns at 5 V  
pd  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
1OE  
1A  
V
CC  
13 4OE  
= 3.3 V, T = 25°C  
1
2
3
4
5
6
7
14  
A
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
12  
11  
10  
9
1Y  
4A  
= 3.3 V, T = 25°C  
A
2OE  
2A  
4Y  
Support Mixed-Mode Voltage Operation on  
All Ports  
3OE  
3A  
2Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
8
GND  
3Y  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
SN54LV126A . . . FK PACKAGE  
(TOP VIEW)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
3
2
1
20 19  
18  
1Y  
NC  
4A  
4
5
6
7
8
These quadruple bus buffer gates are designed  
17  
16  
15  
14  
NC  
4Y  
for 2-V to 5.5-V V  
operation.  
2OE  
NC  
CC  
NC  
3OE  
The ’LV126A devices feature independent line  
drivers with 3-state outputs. Each output is  
disabled when the associated output-enable (OE)  
input is low.  
2A  
9 10 11 12 13  
To ensure the high-impedance state during power  
up or power down, OE should be tied to GND  
through a pulldown resistor; the minimum value of  
the resistor is determined by the current-sourcing  
capability of the driver.  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube of 50  
SN74LV126AD  
SOIC − D  
LV126A  
Reel of 2500  
Reel of 2000  
Reel of 2000  
Tube of 90  
SN74LV126ADR  
SN74LV126ANSR  
SN74LV126ADBR  
SN74LV126APW  
SN74LV126APWR  
SN74LV126APWT  
SN74LV126ADGVR  
SNJ54LV126AJ  
SOP − NS  
74LV126A  
LV126A  
SSOP − DB  
−40°C to 85°C  
Reel of 2000  
Reel of 250  
Reel of 2000  
Tube of 25  
TSSOP − PW  
LV126A  
TVSOP − DGV  
CDIP − J  
LV126A  
SNJ54LV126AJ  
SNJ54LV126AW  
SNJ54LV126AFK  
−55°C to 125°C  
CFP − W  
Tube of 150  
Tube of 55  
SNJ54LV126AW  
SNJ54LV126AFK  
LCCC − FK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2005, Texas Instruments Incorporated  
ꢍ ꢁ ꢄꢑꢀꢀ ꢛ ꢕꢘ ꢑꢏꢖ ꢗꢀ ꢑ ꢁ ꢛꢕꢑꢎ ꢜꢝ ꢞꢟ ꢠꢡꢢ ꢣꢤꢥ ꢦꢜ ꢢꢡ ꢦꢜꢧ ꢞꢦꢟ ꢐꢏ ꢛ ꢎ ꢍ ꢨꢕ ꢗꢛ ꢁ  
ꢫꢧ ꢪ ꢧ ꢤ ꢥ ꢜ ꢥ ꢪ ꢟ ꢮ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈꢉ ꢊ ꢀꢁ ꢋꢃ ꢄꢅ ꢆ ꢇꢈ ꢉ  
ꢌꢍ ꢉ ꢎꢏ ꢍ ꢐꢄ ꢑ ꢒ ꢍꢀ ꢒꢍ ꢓꢓ ꢑꢏ ꢔ ꢉꢕꢑ ꢀ  
ꢖꢗ ꢕ ꢘ ꢙ ꢚꢀꢕꢉꢕ ꢑ ꢛꢍꢕ ꢐꢍ ꢕꢀ  
SCES131H − MARCH 1998 − REVISED APRIL 2005  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
X
Z
logic diagram (positive logic)  
1
10  
1OE  
3OE  
3A  
2
3
6
9
8
1A  
1Y  
2Y  
3Y  
4Y  
4
13  
12  
2OE  
4OE  
4A  
5
11  
2A  
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
I
Voltage range applied to any output in the high-impedance  
or power-off state, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V  
O
O
Output voltage range, V (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to V  
+ 0.5 V  
CC  
Input clamp current, I (V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −20 mA  
IK  
OK  
I
Output clamp current, I  
(V < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA  
O
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 mA  
Continuous current through V  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 mA  
Package thermal impedance, θ (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W  
JA  
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W  
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127°C/W  
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76°C/W  
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W  
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C  
stg  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.  
2. This value is limited to 5.5 V maximum.  
3. The package thermal impedance is calculated in accordance with JESD 51-7.  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇ ꢈ ꢉꢊ ꢀꢁ ꢋꢃ ꢄꢅ ꢆꢇ ꢈꢉ  
ꢌ ꢍꢉꢎꢏ ꢍꢐꢄ ꢑ ꢒꢍꢀ ꢒꢍꢓ ꢓ ꢑꢏ ꢔ ꢉꢕꢑ ꢀ  
ꢖ ꢗꢕ ꢘ ꢙ ꢚꢀꢕꢉꢕ ꢑ ꢛ ꢍꢕ ꢐ ꢍꢕꢀ  
SCES131H − MARCH 1998 − REVISED APRIL 2005  
recommended operating conditions (see Note 4)  
SN54LV126A  
SN74LV126A  
UNIT  
MIN  
2
MAX  
MIN  
2
MAX  
V
V
Supply voltage  
5.5  
5.5  
V
CC  
V
V
V
V
V
V
V
V
= 2 V  
1.5  
1.5  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
= 2 V  
V
V
V
× 0.7  
V
V
V
× 0.7  
CC  
CC  
CC  
CC  
CC  
CC  
High-level input voltage  
V
IH  
× 0.7  
× 0.7  
× 0.7  
× 0.7  
0.5  
0.5  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
V
V
V
× 0.3  
× 0.3  
× 0.3  
5.5  
V
V
V
× 0.3  
× 0.3  
× 0.3  
5.5  
CC  
CC  
CC  
CC  
CC  
CC  
V
IL  
Low-level input voltage  
V
V
V
V
Input voltage  
0
0
0
0
0
0
I
High or low state  
3-state  
V
V
CC  
5.5  
CC  
5.5  
Output voltage  
V
O
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 2 V  
−50  
−2  
−50  
−2  
−8  
−16  
50  
2
µA  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
= 2 V  
I
High-level output current  
Low-level output current  
OH  
OL  
−8  
mA  
−16  
50  
µA  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
= 2.3 V to 2.7 V  
= 3 V to 3.6 V  
= 4.5 V to 5.5 V  
2
I
8
8
mA  
16  
16  
200  
100  
20  
85  
200  
100  
20  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
ns/V  
T
−55  
125  
−40  
°C  
A
NOTE 4: All unused inputs of the device must be held at V  
or GND to ensure proper device operation. Refer to the TI application report,  
CC  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
SN54LV126A  
SN74LV126A  
PARAMETER  
TEST CONDITIONS  
UNIT  
V
CC  
MIN  
−0.1  
2
TYP  
MAX  
MIN  
−0.1  
2
TYP  
MAX  
I
I
I
I
I
I
I
I
= −50 µA  
= −2 mA  
= −8 mA  
= −16 mA  
= 50 µA  
= 2 mA  
2 V to 5.5 V  
2.3 V  
V
CC  
V
CC  
OH  
OH  
OH  
OH  
OL  
OL  
OL  
OL  
V
V
V
OH  
3 V  
2.48  
3.8  
2.48  
3.8  
4.5 V  
2 V to 5.5 V  
2.3 V  
0.1  
0.4  
0.44  
0.55  
1
0.1  
0.4  
0.44  
0.55  
1
V
OL  
= 8 mA  
3 V  
= 16 mA  
4.5 V  
I
I
I
I
V = 5.5 V or GND  
0 to 5.5 V  
5.5 V  
µA  
µA  
µA  
µA  
pF  
I
I
V
= V  
or GND  
or GND,  
5
5
OZ  
CC  
off  
O CC  
V = V  
CC  
I
O
= 0  
5.5 V  
20  
20  
I
V or V = 0 to 5.5 V  
0
5
5
I
O
C
V = V  
or GND  
3.3 V  
1.6  
1.6  
i
I
CC  
ꢠꢥ ꢟ ꢞ ꢲꢦ ꢫꢝ ꢧ ꢟ ꢥ ꢡꢩ ꢠꢥ ꢳ ꢥ ꢭꢡ ꢫꢤꢥ ꢦꢜꢮ ꢨ ꢝꢧ ꢪꢧ ꢢꢜ ꢥꢪ ꢞꢟ ꢜꢞ ꢢ ꢠꢧ ꢜꢧ ꢧꢦ ꢠ ꢡꢜ ꢝꢥꢪ  
ꢢ ꢝꢧ ꢦ ꢲꢥ ꢡꢪ ꢠꢞ ꢟ ꢢ ꢡꢦ ꢜꢞ ꢦꢣꢥ ꢜ ꢝꢥ ꢟ ꢥ ꢫꢪ ꢡꢠ ꢣꢢꢜ ꢟ ꢰ ꢞꢜꢝ ꢡꢣꢜ ꢦꢡꢜ ꢞꢢꢥ ꢮ  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈꢉ ꢊ ꢀꢁ ꢋꢃ ꢄꢅ ꢆ ꢇꢈ ꢉ  
ꢌꢍ ꢉ ꢎꢏ ꢍ ꢐꢄ ꢑ ꢒ ꢍꢀ ꢒꢍ ꢓꢓ ꢑꢏ ꢔ ꢉꢕꢑ ꢀ  
ꢖꢗ ꢕ ꢘ ꢙ ꢚꢀꢕꢉꢕ ꢑ ꢛꢍꢕ ꢐꢍ ꢕꢀ  
SCES131H − MARCH 1998 − REVISED APRIL 2005  
switching characteristics over recommended operating free-air temperature range,  
V
= 2.5 V 0.2 V (unless otherwise noted) (see Figure 1)  
CC  
T
A
= 25°C  
TYP  
SN54LV126A SN74LV126A  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
UNIT  
MIN  
MAX  
13*  
MIN  
MAX  
MIN  
1
MAX  
15.5  
15.5  
17  
t
pd  
A
Y
Y
Y
Y
Y
Y
7.1*  
1* 15.5*  
1* 15.5*  
t
t
t
OE  
OE  
A
C
C
= 15 pF  
= 50 pF  
7.4*  
13*  
1
ns  
en  
dis  
pd  
L
L
5.7* 14.7*  
1*  
1
17*  
18.5  
18.5  
20.5  
1
9.2  
9.5  
8.1  
16.5  
16.5  
18.2  
2
1
18.5  
18.5  
20.5  
2
t
t
t
OE  
OE  
1
1
en  
ns  
15  
1
dis  
sk(o)  
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
switching characteristics over recommended operating free-air temperature range,  
V
= 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)  
CC  
T
A
= 25°C  
TYP  
5*  
SN54LV126A SN74LV126A  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
UNIT  
MIN  
MAX  
8*  
MIN  
1*  
MAX  
9.5*  
9.5*  
MIN  
1
MAX  
9.5  
9.5  
11.5  
13  
t
pd  
A
Y
Y
Y
Y
Y
Y
t
t
t
OE  
OE  
A
C
C
= 15 pF  
= 50 pF  
5.1*  
4.4*  
6.4  
8*  
1*  
1
ns  
en  
dis  
pd  
L
L
9.7*  
11.5  
11.5  
13.2  
1.5  
1* 11.5*  
1
1
1
1
13  
13  
15  
1
t
t
t
OE  
OE  
6.6  
1
13  
en  
ns  
6.1  
1
15  
dis  
1.5  
sk(o)  
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
switching characteristics over recommended operating free-air temperature range,  
V
= 5 V 0.5 V (unless otherwise noted) (see Figure 1)  
CC  
T
A
= 25°C  
TYP  
3.5*  
3.6*  
3.3*  
4.6  
SN54LV126A SN74LV126A  
FROM  
(INPUT)  
TO  
(OUTPUT)  
LOAD  
CAPACITANCE  
PARAMETER  
UNIT  
MIN  
MAX  
5.5*  
5.1*  
6.8*  
7.5  
MIN  
1*  
1*  
1*  
1
MAX  
6.5*  
6*  
MIN  
1
MAX  
6.5  
6
t
pd  
A
Y
Y
Y
Y
Y
Y
t
t
t
OE  
OE  
A
C
C
= 15 pF  
= 50 pF  
1
ns  
en  
dis  
pd  
L
L
8*  
1
8
8.5  
8
1
8.5  
8
t
t
t
OE  
OE  
4.6  
7.1  
1
1
en  
ns  
4.3  
8.8  
1
10  
1
10  
1
dis  
1
sk(o)  
* On products compliant to MIL-PRF-38535, this parameter is not production tested.  
ꢠ ꢥ ꢟ ꢞ ꢲ ꢦ ꢫꢝ ꢧ ꢟ ꢥ ꢡꢩ ꢠꢥ ꢳ ꢥ ꢭ ꢡꢫ ꢤꢥ ꢦ ꢜꢮ ꢨ ꢝꢧ ꢪꢧ ꢢꢜ ꢥꢪ ꢞꢟ ꢜꢞ ꢢ ꢠꢧ ꢜꢧ ꢧꢦ ꢠ ꢡꢜ ꢝꢥꢪ  
ꢢ ꢝ ꢧ ꢦ ꢲꢥ ꢡꢪ ꢠꢞ ꢟ ꢢ ꢡꢦ ꢜꢞ ꢦꢣ ꢥ ꢜ ꢝꢥ ꢟ ꢥ ꢫꢪ ꢡ ꢠꢣꢢ ꢜꢟ ꢰ ꢞꢜꢝ ꢡꢣꢜ ꢦꢡꢜ ꢞꢢꢥ ꢮ  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇ ꢈ ꢉꢊ ꢀꢁ ꢋꢃ ꢄꢅ ꢆꢇ ꢈꢉ  
ꢌ ꢍꢉꢎꢏ ꢍꢐꢄ ꢑ ꢒꢍꢀ ꢒꢍꢓ ꢓ ꢑꢏ ꢔ ꢉꢕꢑ ꢀ  
ꢖ ꢗꢕ ꢘ ꢙ ꢚꢀꢕꢉꢕ ꢑ ꢛ ꢍꢕ ꢐ ꢍꢕꢀ  
SCES131H − MARCH 1998 − REVISED APRIL 2005  
noise characteristics, V  
= 3.3 V, C = 50 pF, T = 25°C (see Note 5)  
CC  
L
A
SN74LV126A  
PARAMETER  
UNIT  
MIN  
TYP  
0.3  
MAX  
V
V
V
V
V
Quiet output, maximum dynamic V  
Quiet output, minimum dynamic V  
0.8  
V
V
V
V
V
OL(P)  
OL(V)  
OH(V)  
IH(D)  
IL(D)  
OL  
−0.2  
3.1  
−0.8  
OL  
Quiet output, minimum dynamic V  
High-level dynamic input voltage  
Low-level dynamic input voltage  
OH  
2.31  
0.97  
NOTE 5: Characteristics are for surface-mount packages only.  
operating characteristics, T = 25°C  
A
PARAMETER  
TEST CONDITIONS  
= 50 pF, f = 10 MHz  
V
TYP  
14.4  
15.9  
UNIT  
CC  
3.3 V  
C
Power dissipation capacitance  
Outputs enabled  
C
pF  
pd  
L
5 V  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
ꢀ ꢁꢂ ꢃꢄꢅꢆ ꢇ ꢈꢉ ꢊ ꢀꢁ ꢋꢃ ꢄꢅ ꢆ ꢇꢈ ꢉ  
ꢌꢍ ꢉ ꢎꢏ ꢍ ꢐꢄ ꢑ ꢒ ꢍꢀ ꢒꢍ ꢓꢓ ꢑꢏ ꢔ ꢉꢕꢑ ꢀ  
ꢖꢗ ꢕ ꢘ ꢙ ꢚꢀꢕꢉꢕ ꢑ ꢛꢍꢕ ꢐꢍ ꢕꢀ  
SCES131H − MARCH 1998 − REVISED APRIL 2005  
PARAMETER MEASUREMENT INFORMATION  
V
CC  
Open  
S1  
R
= 1 kΩ  
L
From Output  
Under Test  
Test  
Point  
From Output  
Under Test  
TEST  
S1  
GND  
t
t
/t  
Open  
C
C
PLH PHL  
/t  
L
L
t
V
CC  
(see Note A)  
(see Note A)  
PLZ PZL  
/t  
GND  
PHZ PZH  
Open Drain  
V
CC  
LOAD CIRCUIT FOR  
LOAD CIRCUIT FOR  
TOTEM-POLE OUTPUTS  
3-STATE AND OPEN-DRAIN OUTPUTS  
V
CC  
50% V  
CC  
Timing Input  
0 V  
t
w
t
h
t
V
CC  
su  
V
CC  
50% V  
CC  
50% V  
CC  
Input  
Input  
50% V  
CC  
50% V  
CC  
Data Input  
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
V
V
CC  
CC  
Output  
Control  
50% V  
CC  
50% V  
50% V  
CC  
50% V  
CC  
CC  
0 V  
0 V  
t
t
PLZ  
t
t
t
PZL  
PLH  
PHL  
Output  
Waveform 1  
V
V  
OH  
CC  
In-Phase  
Output  
50% V  
50% V  
CC  
50% V  
CC  
CC  
V
V
OL  
+ 0.3 V  
S1 at V  
(see Note B)  
CC  
V
OL  
OL  
t
t
t
PHL  
PLH  
PZH  
PHZ  
Output  
Waveform 2  
S1 at GND  
V
V
OH  
OH  
Out-of-Phase  
Output  
V
OH  
− 0.3 V  
50% V  
CC  
50% V  
50% V  
CC  
CC  
0 V  
V
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. includes probe and jig capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z = 50 , t 3 ns, t 3 ns.  
O
r
f
D. The outputs are measured one at a time, with one input transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
PLH  
are the same as t  
.
dis  
PLZ  
PZL  
PHL  
PHZ  
PZH  
are the same as t  
.
en  
are the same as t .  
pd  
H. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
27-May-2005  
PACKAGING INFORMATION  
Orderable Device  
SN74LV126AD  
Status (1)  
ACTIVE  
ACTIVE  
ACTIVE  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
SOIC  
D
14  
14  
14  
50  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SN74LV126ADBR  
SN74LV126ADBRE4  
SSOP  
SSOP  
DB  
DB  
2000  
2000  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SN74LV126ADE4  
ACTIVE  
ACTIVE  
SOIC  
D
14  
14  
50  
TBD  
Call TI  
Call TI  
SN74LV126ADGVR  
TVSOP  
DGV  
2000  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
SN74LV126ADGVRE4  
SN74LV126ADR  
ACTIVE  
ACTIVE  
TVSOP  
SOIC  
DGV  
D
14  
14  
2000  
2500  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SN74LV126ADRE4  
SN74LV126ANSR  
ACTIVE  
ACTIVE  
SOIC  
SO  
D
14  
14  
2500  
2000  
TBD  
Call TI  
Call TI  
NS  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SN74LV126ANSRE4  
SN74LV126APW  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SO  
NS  
PW  
PW  
PW  
PW  
PW  
PW  
PW  
PW  
14  
14  
14  
14  
14  
14  
14  
14  
14  
2000  
90  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
SN74LV126APWE4  
SN74LV126APWG4  
SN74LV126APWR  
SN74LV126APWRE4  
SN74LV126APWRG4  
SN74LV126APWT  
SN74LV126APWTE4  
90  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
2000  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
250  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
250  
Pb-Free  
(RoHS)  
CU NIPDAU Level-1-250C-UNLIM  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan  
-
The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS  
&
no Sb/Br)  
-
please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
27-May-2005  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
MECHANICAL DATA  
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000  
DGV (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
24 PINS SHOWN  
0,23  
0,13  
M
0,07  
0,40  
24  
13  
0,16 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
0°ā8°  
0,75  
1
12  
0,50  
A
Seating Plane  
0,08  
0,15  
0,05  
1,20 MAX  
PINS **  
14  
16  
20  
24  
38  
48  
56  
DIM  
A MAX  
A MIN  
3,70  
3,50  
3,70  
3,50  
5,10  
4,90  
5,10  
4,90  
7,90  
7,70  
9,80  
9,60  
11,40  
11,20  
4073251/E 08/00  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
D. Falls within JEDEC: 24/48 Pins – MO-153  
14/16/20/56 Pins – MO-194  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2005, Texas Instruments Incorporated  

相关型号:

SN74LV126APWRG4

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
TI

SN74LV126APWT

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
TI

SN74LV126APWTE4

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
TI

SN74LV126APWTG4

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
TI

SN74LV126A_07

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
TI

SN74LV132

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN74LV132A

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN74LV132AD

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN74LV132ADB

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN74LV132ADBLE

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14, PLASTIC, SSOP-14
TI

SN74LV132ADBR

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI

SN74LV132ADBRE4

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI