SN74F657NTE4 [TI]
Octal Transceiver With Parity Generator/Checker and 3-State Outputs 24-PDIP 0 to 70;
| 型号： | SN74F657NTE4 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | Octal Transceiver With Parity Generator/Checker and 3-State Outputs 24-PDIP 0 to 70 光电二极管 逻辑集成电路 |
| 文件： | 总12页 (文件大小：442K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SN74F657
OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER
AND 3-STATE OUTPUTS
SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993
DW OR NT PACKAGE
• Combines ′F245 and ′F280B Functions in
(TOP VIEW)
One Package
• High-Impedance N-P-N Inputs for Reduced
Loading (70 µA in Low and High States)
T/R
A1
A2
A3
A4
A5
OE
B1
B2
B3
B4
GND
GND
B5
1
2
3
4
5
6
7
8
9
24
23
22
21
20
19
18
17
16
• High Output Drive and Light Bus Loading
• 3-State B Outputs Sink 64 mA and Source
15 mA
• Input Diodes for Termination Effects
• Package Options Include Plastic
Small-Outline Packages and Standard
Plastic 300-mil DIPs
V
CC
A6
A7
B6
A8 10
15 B7
ODD/EVEN
ERR
B8
PARITY
11
12
14
13
description
The SN74F657 contains eight noninverting
buffers with 3-state outputs and an 8-bit parity
generator/checker. It is intended for bus-oriented
applications. The buffers have a specified current
sinking capability of 24 mA at the A port and 64 mA
at the B port.
The transmit/receive (T/R) input determines the direction of the data flow through the bidirectional transceivers.
When T/R is high, data is transmitted from the A port to the B port. When T/R is low, data is received at the A port
from the B port.
When the output enable (OE) input is high, both the A and B ports are placed in a high-impedance state
(disabled). The ODD/EVEN input allows the user to select between odd or even parity systems. When
transmitting from A port to B port (T/R high), PARITY is an output from the generator/checker. When receiving
from B port to A port (T/R low), PARITY is an input.
When transmitting (T/Rhigh), theparityselect(ODD/EVEN) input is made high or low as appropriate. The A port
is then polled to determine the number of high bits.The PARITY output goes to the logic state determined by
ODD/EVEN and the number of high bits on A port. When ODD/EVEN is low (for even parity) and the number
of high bits on A port is odd, the PARITY will be high, transmitting even parity. If the number of high bits on A port
is even, the PARITY will be low, keeping even parity.
When in the receive mode (T/R low), the B port is polled to determine the number of high bits. If ODD/EVEN
is low (for even parity) and the number of highs on B port is:
1. Odd and the PARITY input is high, then ERR will be high signifying no error.
2. Even and the PARITY input is high, then ERR will be low indicating an error.
The SN74F657 is characterized for operation from 0°C to 70°C.
Copyright 1993, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
2–1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74F657
OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER
AND 3-STATE OUTPUTS
SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993
FUNCTION TABLE
INPUTS
T/R ODD/EVEN
OUTPUTS
NUMBER OF A OR B
INPUTS THAT ARE HIGH
INPUT/OUTPUT
PARITY
OE
L
ERR
Z
OUTPUT MODE
Transmit
Transmit
Receive
Receive
Receive
Receive
Transmit
Transmit
Receive
Receive
Receive
Receive
Z
H
H
L
H
L
H
L
L
Z
L
H
H
L
H
L
H
L
0, 2, 4, 6, 8
L
L
L
L
H
L
L
L
L
L
H
Z
L
H
H
L
H
L
L
L
H
H
L
Z
L
H
H
L
L
1, 3, 5, 7
L
L
H
H
L
L
L
H
L
L
L
L
Don’t care
H
X
X
Z
Z
†
logic symbol
24
OE
G3
1
T/R
3 EN1/3G5 [REC]
3 EN2 [XMIT]
N4
11
2
ODD/EVEN
A1
23
1
1
B1
Z11
2
3
22
21
20
17
16
15
14
A2
A3
A4
A5
A6
A7
A8
B2
B3
B4
B5
B6
B7
B8
4
5
6
8
9
10
11
12
13
14
15
16
17
18
2 k
13
12
4, 2
5
PARITY
ERR
4, 1
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
2–2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74F657
OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER
AND 3-STATE OUTPUTS
SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993
logic diagram (positive logic)
1
T/R
24
2
OE
A1
23
B1
22
3
B2
A2
4
21
A3
B3
5
20
A4
B4
17
6
B5
A5
8
16
A6
B6
15
9
A7
B7
10
14
A8
B8
13
11
PARITY
ODD/EVEN
12
ERR
2–3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74F657
OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER
AND 3-STATE OUTPUTS
SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
CC
Input voltage range, V (excluding I/O ports) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –1.2 V to 7 V
I
Input current range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state . . . . . . . . . . . . . . . . . . . . –0.5 V to 5.5 V
Voltage range applied to any output in the high state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to V
CC
Current into any output in the low state: A1–A8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 mA
B1–B8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.
recommended operating conditions
MIN NOM
MAX
UNIT
V
V
V
Supply voltage
4.5
2
5
5.5
V
V
V
CC
IH
IL
High-level input voltage
Low-level input voltage
0.8
– 3
– 12
24
A1–A8
I
High-level output current
mA
OH
OL
B1–B8, PARITY, ERR
A1–A8
I
Low-level output current
mA
B1–B8, PARITY, ERR
64
T
A
Operating free-air temperature
0
70
°C
2–4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74F657
OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER
AND 3-STATE OUTPUTS
SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
†
PARAMETER
TEST CONDITIONS
I = – 18 mA
MIN TYP
MAX
UNIT
V
IK
V
V
V
V
= 4.5 V,
= 4.5 V,
= 4.5 V,
= 4.75 V,
– 1.2
V
CC
CC
CC
CC
I
Any output
B1–B8, PARITY, ERR
Any output
A1–A8
I
I
I
I
I
= – 3 mA
2.4
2
3.3
3.1
OH
OH
OH
OL
OL
= – 15 mA
= – 1 mA to – 3 mA
= 24 mA
V
OH
V
V
2.7
0.35
0.42
0.5
0.55
0.1
V
OL
V
CC
= 4.5 V
= 64 mA
B1–B8, PARITY, ERR
T/R
V
CC
V
CC
V
CC
= 0,
= 0,
= 0,
V = 7 V,
I
OE = 4.5 V
T/R = 4.5 V
OE
V = 7 V,
I
0.1
I
I
ODD/EVEN
A1–A8
V = 7 V
I
0.1
mA
2
V
CC
= 5.5 V,
V = 7 V
I
B1–B8
1
A, B, PARITY
T/R, OE
70
‡
V
= 5.5 V,
V = 2.7 V
I
40
µA
I
I
CC
IH
ODD/EVEN
A, B, PARITY
T/R, OE
20
– 70
– 40
– 20
– 150
– 225
50
‡
V
V
= 5.5 V,
= 5.5 V,
V = 0.5 V
I
µA
CC
IL
ODD/EVEN
A1–A8
– 60
V
O
= 0
mA
CC
§
– 100
B1–B8
I
I
I
I
I
I
OS
ERR
V
CC
V
CC
V
CC
V
CC
V
CC
= 5.5 V,
= 5.5 V,
= 5.5 V
= 5.5 V
= 5.5 V
V = 2.7 V
I
µA
µA
OZH
OZL
CCH
CCL
ERR
V = 0.5 V
I
–50
125
150
145
90
106
98
mA
mA
mA
CCZ
†
‡
§
All typical values are at V
For I/O ports, the parameters I and I include the off-state output current.
Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
= 5 V, T = 25°C.
A
CC
IH
IL
2–5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN74F657
OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER
AND 3-STATE OUTPUTS
SDFS027A – D3217, JANUARY 1989 – REVISED OCTOBER 1993
switching characteristics (see Note 2)
V
C
= 5 V,
= 50 pF,
V
= 4.5 V to 5.5 V,
C = 50 pF,
L
CC
L
CC
R1 = 500 Ω,
R1 = 500 Ω,
FROM
(INPUT)
TO
(OUTPUT)
PARAMETER
UNIT
R2 = 500 Ω,
R2 = 500 Ω,
†
T = MIN to MAX
A
T
= 25°C
TYP
4.2
A
MIN
2.5
3
MAX
7.5
7.5
14
MIN
2.5
3
MAX
t
t
t
t
t
t
t
t
t
t
8
8
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
PZH
A or B
A
B or A
ns
ns
ns
ns
ns
ns
ns
4
6
8.4
6
16
PARITY
PARITY, ERR
ERR
6.8
4
8.5
15
6.8
4
16
6.4
11
12
ODD/EVEN
4.5
8
6.9
11.5
20.5
20.5
15.5
15.5
8
4.5
7.5
7.5
6
12.5
22.5
22.5
16.5
17
12.7
13.4
8.1
B
PARITY
OE
8
6
ERR
7.5
3
8.8
7.5
3
t
5.3
9
‡
‡
A, B, PARITY, or ERR
t
4
5.4
9.5
7.5
6
4
11
PZL
PHZ
t
2
4.2
2
8
OE
A, B, PARITY, or ERR
t
2
3.7
2
6.5
PLZ
†
‡
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
These delay times reflect the 3-state recovery time only and not the signal through the buffers or parity check circuitry. To assure valid information
at the ERR output pin, time must be allowed for the signal to propagate through the drivers (B to A), and to the ERR output. Valid data at the ERR
output is greater than or equal to (B to A) + (A to PARITY).
NOTE 2: Load circuits and waveforms are shown in Section 1.
2–6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
18-Sep-2008
PACKAGING INFORMATION
Orderable Device
SN74F657DW
Status (1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
Drawing
SOIC
DW
24
24
24
24
24
24
24
24
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
SN74F657DWE4
SN74F657DWG4
SN74F657DWR
SN74F657DWRE4
SN74F657DWRG4
SN74F657NT
SOIC
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
DW
DW
DW
DW
DW
NT
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
no Sb/Br)
15
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
SN74F657NTE4
NT
15
Pb-Free
(RoHS)
CU NIPDAU N / A for Pkg Type
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
11-Mar-2008
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0 (mm)
B0 (mm)
K0 (mm)
P1
W
Pin1
Diameter Width
(mm) W1 (mm)
(mm) (mm) Quadrant
SN74F657DWR
SOIC
DW
24
2000
330.0
24.4
10.75
15.7
2.7
12.0
24.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
11-Mar-2008
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SOIC DW 24
SPQ
Length (mm) Width (mm) Height (mm)
346.0 346.0 41.0
SN74F657DWR
2000
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Amplifiers
Applications
Audio
Automotive
Broadband
Digital Control
Medical
Military
Optical Networking
Security
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
www.ti.com/audio
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
Logic
Power Mgmt
Microcontrollers
RFID
Telephony
Video & Imaging
Wireless
RF/IF and ZigBee® Solutions www.ti.com/lprf
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated
相关型号：
SN74F74D-00
F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
TI
SN74F74D-00R
F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
TI
SN74F74N-10
F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
TI
©2020 ICPDF网 联系我们和版权申明