SN54AS10J [TI]
TRIPLE 3-INPUT POSITIVE-NAND GATES; 三路3输入正与非门
| 型号： | SN54AS10J |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | TRIPLE 3-INPUT POSITIVE-NAND GATES |
| 文件： | 总6页 (文件大小：98K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10
TRIPLE 3-INPUT POSITIVE-NAND GATES
SDAS002B – MARCH 1984 – REVISED DECEMBER 1994
SN54ALS10A, SN54AS10 . . . J PACKAGE
SN74ALS10A, SN74AS10 . . . D OR N PACKAGE
(TOP VIEW)
• Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
1A
1B
V
CC
1
2
3
4
5
6
7
14
13
12
11
10
9
1C
1Y
3C
3B
3A
3Y
description
2A
2B
These devices contain three independent 3-input
positive-NAND gates. They perform the Boolean
functions Y = A • B • C or Y = A + B + C in positive
logic.
2C
2Y
GND
8
The SN54ALS10A and SN54AS10 are
characterized for operation over the full military
temperature range of –55°C to 125°C. The
SN74ALS10A and SN74AS10 are characterized
for operation from 0°C to 70°C.
SN54ALS10A, SN54AS10 . . . FK PACKAGE
(TOP VIEW)
3
2
1
20 19
18
FUNCTION TABLE
(each gate)
2A
NC
2B
4
5
6
7
8
1Y
NC
3C
NC
3B
17
16
15
14
INPUTS
OUTPUT
Y
A
H
L
B
H
X
L
C
H
X
X
L
NC
2C
L
H
H
H
9 10 11 12 13
X
X
X
NC – No internal connection
†
logic symbol
logic diagram (positive logic)
1
1
1A
1A
&
2
2
12
12
6
1B
1C
1Y
2Y
3Y
1B
1Y
2Y
3Y
13
13
1C
3
3
4
5
2A
4
2A
6
2B
5
2B
2C
2C
9
3A
9
10
8
3A
3B
3C
3B
10
11
8
11
3C
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
Copyright 1994, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10
TRIPLE 3-INPUT POSITIVE-NAND GATES
SDAS002B – MARCH 1984 – REVISED DECEMBER 1994
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
Operating free-air temperature range, T : SN54ALS10A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74ALS10A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54ALS10A
MIN NOM MAX
5.5
SN74ALS10A
MIN NOM MAX
UNIT
V
V
Supply voltage
4.5
2
5
4.5
2
5
5.5
V
V
CC
High-level input voltage
IH
‡
§
0.8
0.8
V
IL
Low-level input voltage
V
0.7
I
I
High-level output current
Low-level output current
Operating free-air temperature
–0.4
4
–0.4
8
mA
mA
°C
OH
OL
T
–55
125
0
70
A
‡
§
Applies over temperature range –55°C to 70°C
Applies over temperature range 70°C to 125°C
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54ALS10A
SN74ALS10A
PARAMETER
TEST CONDITIONS
UNIT
¶
¶
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
= 4.5 V,
I = –18 mA
–1.5
–1.5
V
V
IK
CC
I
= 4.5 V to 5.5 V,
I
I
I
= –0.4 mA
= 4 mA
V
CC
–2
V
CC
–2
OH
CC
OH
OL
OL
0.25
0.4
0.25
0.35
0.4
0.5
V
OL
V
CC
= 4.5 V
V
= 8 mA
I
I
I
I
I
I
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
= 5.5 V,
V = 7 V
0.1
20
0.1
mA
µA
I
I
V = 2.7 V
I
20
IH
IL
V = 0.4 V
I
–0.1
–112
0.6
–0.1
–112
0.6
mA
mA
mA
mA
#
V
O
= 2.25 V
–20
–30
O
V = 0
I
0.32
1.2
0.32
1.2
CCH
CCL
V = 4.5 V
I
2.2
2.2
¶
#
All typical values are at V
= 5 V, T = 25°C.
A
CC
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
.
OS
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10
TRIPLE 3-INPUT POSITIVE-NAND GATES
SDAS002B – MARCH 1984 – REVISED DECEMBER 1994
switching characteristics (see Figure 1)
V
C
R
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
L
= 500 Ω,
FROM
TO
(OUTPUT)
†
PARAMETER
(INPUT)
UNIT
T
A
= MIN to MAX
SN54ALS10A SN74ALS10A
MIN
2
MAX
12
MIN
2
MAX
11
t
t
PLH
A, B, or C
Y
ns
2
12
2
10
PHL
†
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
CC
Input voltage, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I
Operating free-air temperature range, T : SN54AS10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 125°C
A
SN74AS10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
‡
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54AS10
SN74AS10
UNIT
MIN NOM
MAX
MIN NOM
MAX
V
V
V
Supply voltage
4.5
2
5
5.5
4.5
2
5
5.5
V
V
CC
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
Operating free-air temperature
IH
0.8
–2
0.8
–2
20
70
V
IL
I
I
mA
mA
°C
OH
20
OL
T
A
–55
125
0
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN54AS10
SN74AS10
PARAMETER
TEST CONDITIONS
UNIT
§
§
MIN TYP
MAX
MIN TYP
MAX
V
V
V
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 4.5 V,
I = –18 mA
–1.2
–1.2
V
IK
I
= 4.5 V to 5.5 V,
= 4.5 V,
I
= –2 mA
= 20 mA
V
–2
V –2
CC
V
OH
OL
OH
OL
CC
I
0.35
0.5
0.1
0.35
0.5
0.1
V
I
I
I
I
I
I
= 5.5 V,
V = 7 V
I
mA
µA
mA
mA
mA
mA
I
= 5.5 V,
V = 2.7 V
I
20
20
IH
IL
= 5.5 V,
V = 0.4 V
I
–0.5
–112
2.4
–0.5
–112
2.4
¶
= 5.5 V,
V
O
= 2.25 V
–30
–30
O
= 5.5 V,
V = 0
I
1.5
8.1
1.5
8.1
CCH
CCL
= 5.5 V,
V = 4.5 V
I
13
13
§
¶
All typical values are at V
= 5 V, T = 25°C.
A
CC
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
.
OS
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10
TRIPLE 3-INPUT POSITIVE-NAND GATES
SDAS002B – MARCH 1984 – REVISED DECEMBER 1994
switching characteristics (see Figure 1)
V
C
R
= 4.5 V to 5.5 V,
= 50 pF,
CC
L
L
= 500 Ω,
FROM
(INPUT)
TO
(OUTPUT)
†
PARAMETER
UNIT
T
A
= MIN to MAX
SN54AS10
SN74AS10
MIN
1
MAX
MIN
1
MAX
t
t
5
5
4.5
4.5
PLH
A, B, or C
Y
ns
1
1
PHL
†
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10
TRIPLE 3-INPUT POSITIVE-NAND GATES
SDAS002B – MARCH 1984 – REVISED DECEMBER 1994
PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7 V
R
= R1 = R2
V
CC
L
S1
R1
R
L
Test
Point
From Output
Under Test
From Output
Under Test
Test
Point
Test
Point
From Output
Under Test
C
C
L
R
L
R2
L
C
L
(see Note A)
(see Note A)
(see Note A)
LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
3.5 V
3.5 V
Timing
Input
High-Level
1.3 V
1.3 V
1.3 V
Pulse
0.3 V
0.3 V
t
h
t
w
t
su
3.5 V
3.5 V
0.3 V
Data
Input
Low-Level
1.3 V
1.3 V
1.3 V
1.3 V
Pulse
0.3 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
3.5 V
0.3 V
Output
Control
(low-level
enabling)
1.3 V
1.3 V
3.5 V
t
PZL
Input
1.3 V
1.3 V
t
PLZ
0.3 V
PHL
3.5 V
t
Waveform 1
S1 Closed
(see Note B)
t
PLH
1.3 V
V
OH
In-Phase
Output
1.3 V
1.3 V
1.3 V
V
OL
0.3 V
V
OL
t
PHZ
t
PLH
t
PZH
t
PHL
V
OH
V
Waveform 2
S1 Open
(see Note B)
OH
OL
Out-of-Phase
Output
(see Note C)
1.3 V
1.3 V
0.3 V
V
0 V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A.
C includes probe and jig capacitance.
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR ≤ 1 MHz, t = t = 2 ns, duty cycle = 50%.
r
f
E. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
相关型号：
SN54AS112FH-00
AS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
TI
SN54AS112J-00
AS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
TI
SN54AS113J-00
AS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
TI
©2020 ICPDF网 联系我们和版权申明