OPA2991IDR [TI]
双路、40V、4.5MHz、低功耗运算放大器 | D | 8 | -40 to 125;型号: | OPA2991IDR |
厂家: | TEXAS INSTRUMENTS |
描述: | 双路、40V、4.5MHz、低功耗运算放大器 | D | 8 | -40 to 125 放大器 光电二极管 运算放大器 |
文件: | 总77页 (文件大小:5877K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
OPAx991 40-V Rail-to-Rail Input/Output, Low Offset Voltage, Low Noise Op Amp
1 Features
3 Description
•
•
•
•
•
•
•
•
•
•
Low offset voltage: ±125 µV
The OPAx991 family (OPA991, OPA2991, and
OPA4991) is a family of high voltage (40-V) general
purpose operational amplifiers. These devices offer
exceptional DC precision and AC performance,
including rail-to-rail input/output, low offset (±125 µV,
typ), low offset drift (±0.3 µV/°C, typ), low noise (10.5
nV/√ Hz and 1.8 µVPP), and 4.5-MHz bandwidth.
Low offset voltage drift: ±0.3 µV/°C
Low noise: 10.8 nV/√ Hz at 1 kHz
High common-mode rejection: 130 dB
Low bias current: ±10 pA
Rail-to-rail input and output
Wide bandwidth: 4.5 MHz GBW
High slew rate: 21 V/µs
High capacitive load drive: 1 nF
MUX-friendly/comparator inputs
– Amplifier operates with differential inputs up to
supply rail
– Amplifier can be used in open-loop or as
comparator
Low quiescent current: 560 µA per amplifier
Wide supply: ±1.35 V to ±20 V, 2.7 V to 40 V
Robust EMIRR performance: EMI/RFI filters on
input and supply pins
Differential and common-mode input voltage range
to supply rail
Unique features such as differential and common-
mode input-voltage range to the supply rail, high
output current (±75 mA), high slew rate (21 V/µs),
high capacitive load drive (1 nF), and shutdown
functionality make the OPAx991 a robust, high-
performance operational amplifier for high-voltage
industrial applications.
•
•
•
The OPAx991 family of op amps is available in
micro-size packages (such as X2QFN, WSON, and
SOT-553), as well as standard packages (such as
SOT-23, SOIC, and TSSOP), and is specified from
–40°C to 125°C.
•
Device Information
2 Applications
PART NUMBER (1)
PACKAGE
BODY SIZE (NOM)
2.90 mm × 1.60 mm
2.90 mm × 1.60 mm
2.00 mm × 1.25 mm
4.90 mm × 3.90 mm
2.90 mm × 1.60 mm
3.00 mm × 4.40 mm
3.00 mm × 3.00 mm
2.00 mm × 2.00 mm
2.00 mm × 1.50 mm
8.65 mm × 3.90 mm
5.00 mm × 4.40 mm
3.00 mm × 3.00 mm
2.00 mm × 2.00 mm
•
•
•
•
•
•
•
Low-power audio preamplifier
Multiplexed data-acquisition systems
Test and measurement equipment
ADC driver amplifiers
SAR ADC reference buffers
Programmable logic controllers
High-side and low-side current sensing
SOT-23 (5)
OPA991
SOT-23 (6)
SC70 (5)
SOIC (8)
SOT-23-8 (8)
TSSOP (8)
VSSOP (8)
WSON (8)
X2QFN (10)
SOIC (14)
OPA2991
OPA4991
TSSOP (14)
WQFN (16)(2)
X2QFN (14)
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
(2) Package is preview only.
Analog Inputs
REF3140
RC Filter
OPA375
RC Filter
Bridge Sensor
Thermocouple
Reference Driver
Gain Network
Gain Network
OPA991
+
MUX509
REF
+
OPA991
VINP
Gain Network
Antialiasing
Filter
OPA991
+
ADS8860
Current Sensing
Photo
VINM
Detector
LED
High-Voltage Multiplexed Input
High-Voltage Level Translation
VCM
Optical Sensor
OPAx991 in a High-Voltage, Multiplexed, Data-Acquisition System
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION
DATA.
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
Table of Contents
1 Features............................................................................1
2 Applications.....................................................................1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................4
6 Specifications................................................................ 11
6.1 Absolute Maximum Ratings ..................................... 11
6.2 ESD Ratings .............................................................11
6.3 Recommended Operating Conditions ......................11
6.4 Thermal Information for Single Channel .................. 11
6.5 Thermal Information for Dual Channel .....................12
6.6 Thermal Information for Quad Channel ................... 12
6.7 Electrical Characteristics ..........................................13
6.8 Typical Characteristics..............................................16
7 Detailed Description......................................................23
7.1 Overview...................................................................23
7.2 Functional Block Diagram.........................................23
7.3 Feature Description...................................................24
7.4 Device Functional Modes..........................................33
8 Application and Implementation..................................34
8.1 Application Information............................................. 34
8.2 Typical Applications.................................................. 34
9 Power Supply Recommendations................................36
10 Layout...........................................................................36
10.1 Layout Guidelines................................................... 36
10.2 Layout Example...................................................... 37
11 Device and Documentation Support..........................38
11.1 Device Support........................................................38
11.2 Documentation Support.......................................... 38
11.3 Related Links.......................................................... 38
11.4 Receiving Notification of Documentation Updates..38
11.5 Support Resources................................................. 39
11.6 Trademarks............................................................. 39
11.7 Electrostatic Discharge Caution..............................39
11.8 Glossary..................................................................39
12 Mechanical, Packaging, and Orderable
Information.................................................................... 40
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (July 2020) to Revision E (May 2021)
Page
•
•
•
•
•
Deleted preview notation from X2QFN-14 (RUC) package in Device Information ............................................ 1
Deleted preview notation from VSSOP-8 (DGK) package in Device Information ..............................................1
Removed preview notation from X2QFN-14 (RUC) package in Pin Configuration and Functions section ........4
Removed preview notation from VSSOP-8 (DGK) in Pin Configuration and Functions section ........................4
Removed Table of Graphs from the Specifications section...............................................................................11
Changes from Revision C (May 2020) to Revision D (July 2020)
Page
•
•
•
•
•
•
•
•
•
•
•
•
•
Updated the numbering format for tables, figures, and cross-references throughout the document..................1
Deleted preview notation from SOIC-14 (D) package in Device Information .....................................................1
Deleted preview notation from SOT-23-5 (DBV) package in Device Information .............................................. 1
Deleted preview notation from SOT-23-6 (DBV) package in Device Information .............................................. 1
Deleted preview notation from SC70 (DCK) package in Device Information .....................................................1
Deleted preview notation from SOT-23-8 (DDF) package in Device Information .............................................. 1
Deleted preview notation from TSSOP-14 (PW) package in Device Information ..............................................1
Removed preview notation on SOT-23-5 (DBV), and SC70 (DCK)....................................................................4
Clarified SHDN notation in the OPA991S Pin Configuration and Functions section ......................................... 4
Removed preview notation from SOT-23-6 (DBV) package in Pin Configuration and Functions section ..........4
Removed preview notation from SOT-23-8 (DDF) package in Pin Configuration and Functions section ..........4
Clarified SHDN notation in OPA2991S Pin Configuration and Functions section ............................................. 4
Removed preview notation from SOIC-14 (D) and TSSOP-14 (PW) packages in Pin Configuration and
Functions section ...............................................................................................................................................4
Clarified SHDN notation in OPA4991S Pin Configuration and Functions section ............................................. 4
•
Changes from Revision B (May 2020) to Revision C (May 2020)
Page
Removed preview notation from TSSOP (PW) package in Pin Configuration and Functions section ...............4
Removed preview notation from X2QFN (RUG) package in Pin Configuration and Functions section .............4
•
•
Copyright © 2021 Texas Instruments Incorporated
2
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
Changes from Revision A (December 2019) to Revision B (May 2020)
Page
•
•
•
•
•
Added OPA991 and OPA4991 devices to the data sheet...................................................................................1
Deleted preview notation from WSON (DSG) package in Device Information .................................................. 1
Changed X2QFN (10) dimension in Device Information section ....................................................................... 1
Changed formatting of Pin Functions tables to align with data sheet standards................................................ 4
Deleted preview notation from WSON (DSG) package in Pin Configuration and Functions section .................4
Changes from Revision * (October 2019) to Revision A (December 2019)
Page
•
•
•
•
•
Changed OPA2991 device status from Advance Information to Production Data .............................................1
Removed preview notation from SOIC (D) package in Device Information .......................................................1
Removed preview notation from SOIC (D) package in Pin Configuration and Functions section...................... 4
Added Typical Characteristics section in Specifications section.......................................................................16
Added additional references in Related Documentation section...................................................................... 38
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
5 Pin Configuration and Functions
OUT
Vœ
1
2
3
5
V+
IN+
Vœ
1
2
3
5
V+
IN+
4
INœ
INœ
4
OUT
Not to scale
Not to scale
A. DRL package is preview only.
Figure 5-2. OPA991 DCK Package
5-Pin SC70
Figure 5-1. OPA991 DBV, T DCK, and DRL
Package(A)
Top View
5-Pin SOT-23, SC70, and SOT-553
Top View
Table 5-1. Pin Functions: OPA991
PIN
I/O
DESCRIPTION
NAME
DBV, DRL
DCK
IN+
IN–
3
4
1
5
2
1
3
4
5
2
I
Noninverting input
I
Inverting input
OUT
V+
O
—
—
Output
Positive (highest) power supply
Negative (lowest) power supply
V–
Copyright © 2021 Texas Instruments Incorporated
4
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
OUT
Vœ
1
2
3
6
5
4
V+
NC
œIN
+IN
Not to scale
A. DRL package is preview only.
Figure 5-3. OPA991S DBV and DRL Package(A)
6-Pin SOT-23 and SOT-563
Top View
Table 5-2. Pin Functions: OPA991S
PIN
I/O
DESCRIPTION
NAME
NO.
3
+IN
I
I
Noninverting input
Inverting input
Output
–IN
4
OUT
1
O
Shutdown: low = amplifier enabled, high = amplifier disabled. See Section
7.3.11 for more information.
SHDN
5
I
V+
V–
6
2
—
—
Positive (highest) power supply
Negative (lowest) power supply
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
OUT1
IN1œ
IN1+
Vœ
1
2
3
4
8
7
6
5
V+
OUT1
IN1œ
IN1+
Vœ
1
2
3
4
8
7
6
5
V+
OUT2
IN2œ
IN2+
OUT2
IN2œ
IN2+
Thermal
Pad
Not to scale
Not to scale
Figure 5-4. OPA2991 D, DDF, DGK, and PW
A. Connect thermal pad to V–. See Section 7.3.10 for more
information.
Package
8-Pin SOIC, SOT-23-8, TSSOP, and VSSOP
Top View
Figure 5-5. OPA2991 DSG Package(A)
8-Pin WSON With Exposed Thermal Pad
Top View
Table 5-3. Pin Functions: OPA2991
PIN
I/O
DESCRIPTION
NAME
NO.
3
+IN A
+IN B
–IN A
–IN B
I
I
Noninverting input, channel A
5
Noninverting input, channel B
Inverting input, channel A
Inverting input, channel B
Output, channel A
2
I
6
I
OUT A
OUT B
V+
1
O
O
—
—
7
Output, channel B
8
Positive (highest) power supply
Negative (lowest) power supply
V–
4
Copyright © 2021 Texas Instruments Incorporated
6
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
OUT1
IN1œ
1
2
3
4
5
10
9
V+
OUT2
IN2œ
IN2+
SHDN2
Vœ
SHDN1
SHDN2
IN2+
1
2
3
4
9
8
7
6
IN1œ
OUT1
V+
IN1+
8
Vœ
7
SHDN1
6
Not to scale
A. Package is preview only.
Figure 5-6. OPA2991S DGS Package(A)
OUT2
10-Pin VSSOP
Top View
Not to scale
Figure 5-7. OPA2991S RUG Package
10-Pin X2QFN
Top View
Table 5-4. Pin Functions: OPA2991S
PIN
I/O
DESCRIPTION
NAME
+IN A
VSSOP
X2QFN
3
7
2
8
1
9
10
4
I
I
Noninverting input, channel A
+IN B
–IN A
–IN B
OUT A
OUT B
Noninverting input, channel B
Inverting input, channel A
Inverting input, channel B
Output, channel A
9
I
5
I
8
O
O
6
Output, channel B
Shutdown, channel 1: low = amplifier enabled, high = amplifier
disabled. See Section 7.3.11 for more information.
SHDN1
SHDN2
5
6
2
3
I
I
Shutdown, channel 2: low = amplifier enabled, high = amplifier
disabled. See Section 7.3.11 for more information.
V+
V–
10
4
7
1
—
—
Positive (highest) power supply
Negative (lowest) power supply
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
OUT1
IN1œ
IN1+
V+
1
2
3
4
5
6
7
14
13
12
11
10
9
OUT4
IN4œ
IN4+
Vœ
IN1+
V+
1
2
3
4
12
11
10
9
IN4+
Vœ
IN2+
IN2œ
OUT2
IN3+
IN3œ
OUT3
Thermal
Pad
IN2+
IN2œ
IN3+
IN3œ
8
Not to scale
Figure 5-8. OPA4991 D and PW Package
14-Pin SOIC and TSSOP
Top View
Not to scale
A. Connect thermal pad to V–. See Section 7.3.10 for more
information.
B. Package is preview only.
Figure 5-9. OPA4991 RTE Package(A)(B)
16-Pin WQFN With Exposed Thermal Pad
Top View
IN1œ
IN1+
V+
1
2
3
4
5
12
11
10
9
IN4œ
IN4+
Vœ
IN2+
IN2œ
IN3+
IN3œ
8
Not to scale
Figure 5-10. OPA4991 RUC Package
14-Pin WQFN With Exposed Thermal Pad
Top View
Copyright © 2021 Texas Instruments Incorporated
8
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
Table 5-5. Pin Functions: OPA4991
PIN
I/O
DESCRIPTION
NAME
IN1+
IN1–
IN2+
IN2–
IN3+
IN3–
IN4+
IN4–
NC
SOIC, TSSOP
WQFN
1
3
2
I
I
Noninverting input, channel 1
16
3
Inverting input, channel 1
Noninverting input, channel 2
Inverting input, channel 2
Noninverting input, channel 3
Inverting input, channel 3
Noninverting input, channel 4
Inverting input, channel 4
Do not connect
5
I
6
4
I
10
9
10
9
I
I
12
13
—
1
12
13
6, 7
15
5
I
I
—
O
O
O
O
—
—
OUT1
OUT2
OUT3
OUT4
V+
Output, channel 1
7
Output, channel 2
8
8
Output, channel 3
14
4
14
2
Output, channel 4
Positive (highest) power supply
Negative (lowest) power supply
V–
11
11
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
IN1+
V+
1
2
3
4
12
11
10
9
IN4+
Vœ
Thermal
Pad
IN2+
IN2œ
IN3+
IN3œ
Not to scale
A. Package is preview only.
Figure 5-11. OPA4991S RTE Package(A)
16-Pin WQFN With Exposed Thermal Pad
Top View
Table 5-6. Pin Functions: OPA4991S
PIN
I/O
DESCRIPTION
NAME
NO.
1
IN1+
IN1–
IN2+
IN2–
IN3+
IN3–
IN4+
IN4–
OUT1
OUT2
OUT3
OUT4
I
I
Noninverting input, channel 1
Inverting input, channel 1
Noninverting input, channel 2
Inverting input, channel 2
Noninverting input, channel 3
Inverting input, channel 3
Noninverting input, channel 4
Inverting input, channel 4
Output, channel 1
16
3
I
4
I
10
9
I
I
12
13
15
5
I
I
O
O
O
O
Output, channel 2
8
Output, channel 3
14
Output, channel 4
Shutdown, channel 1 & 2: low = amplifier enabled, high = amplifier disabled.
See Section 7.3.11 for more information.
SHDN12
SHDN34
6
7
I
I
Shutdown, channel 3 & 4: low = amplifier enabled, high = amplifier disabled.
See Section 7.3.11 for more information.
VCC+
VCC–
2
—
—
Positive (highest) power supply
Negative (lowest) power supply
11
Copyright © 2021 Texas Instruments Incorporated
10
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating ambient temperature range (unless otherwise noted) (1)
MIN
0
MAX
42
UNIT
V
Supply voltage, VS = (V+) – (V–)
Common-mode voltage (3)
(V–) – 0.5
(V+) + 0.5
VS + 0.2
10
V
Signal input pins
Differential voltage (3)
Current (3)
V
–10
–55
–65
mA
Output short-circuit (2)
Continuous
Operating ambient temperature, TA
Junction temperature, TJ
Storage temperature, Tstg
150
150
150
°C
°C
°C
(1) Operating the device beyond the ratings listed under Absolute Maximum Ratings will cause permanent damage to the device.
These are stress ratings only, based on process and design limitations, and this device has not been designed to function outside
the conditions indicated under Recommended Operating Conditions. Exposure to any condition outside Recommended Operating
Conditions for extended periods, including absolute-maximum-rated conditions, may affect device reliability and performance.
(2) Short-circuit to ground, one amplifier per package. This device has been designed to limit electrical damage due to excessive output
current, but extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual thermal
destruction. See the Thermal Protection section for more information.
(3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be
current limited to 10 mA or less.
6.2 ESD Ratings
VALUE
±2000
±1000
UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
V(ESD)
Electrostatic discharge
V
Charged device model (CDM), per JEDEC specification JESD22-C101 (2)
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating ambient temperature range (unless otherwise noted)
MIN
2.7
MAX
UNIT
VS
VI
Supply voltage, (V+) – (V–)
40
(V+) + 0.2
(V–) + 20 V(1)
(V–) + 0.2
125
V
V
Input voltage range
(V–) – 0.2
(V–) + 1.1
(V–)
VIH
VIL
TA
High level input voltage at shutdown pin (amplifier disabled)
Low level input voltage at shutdown pin (amplifier enabled)
Specified temperature
V
V
–40
°C
(1) Cannot exceed V+.
6.4 Thermal Information for Single Channel
THERMAL METRIC (1)
OPA991, OPA991S
DBV
(SOT-23)
DCK
(SC70)
UNIT
5 PINS
185.7
108.2
54.5
6 PINS
167.8
107.9
49.7
5 PINS
202.6
101.5
47.8
RθJA
RθJC(top)
RθJB
ψJT
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
°C/W
°C/W
°C/W
°C/W
°C/W
Junction-to-top characterization parameter
Junction-to-board characterization parameter
31.2
33.9
18.8
ψJB
54.2
49.5
47.4
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.4 Thermal Information for Single Channel (continued)
OPA991, OPA991S
DBV
DCK
(SC70)
THERMAL METRIC (1)
UNIT
(SOT-23)
5 PINS
N/A
6 PINS
5 PINS
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
N/A
°C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.5 Thermal Information for Dual Channel
OPA2991, OPA2991S
D
DDF
(SOT-23-8)
DGK
(VSSOP)
DSG
(WSON)
PW
(TSSOP)
RUG
(X2QFN)
THERMAL METRIC (1)
UNIT
(SOIC)
8 PINS
8 PINS
8 PINS
8 PINS
8 PINS
10 PINS
Junction-to-ambient thermal
resistance
RθJA
130.7
143.5
176.5
77.6
185.1
142.3
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
Junction-to-case (top) thermal
resistance
RθJC(top)
RθJB
72.8
74.0
24.0
73.3
N/A
79.9
61.6
5.7
68.1
98.2
12.0
96.7
N/A
93.7
43.9
4.4
74.0
115.7
12.3
114.0
N/A
53.5
68.5
1.0
Junction-to-board thermal
resistance
Junction-to-top
characterization parameter
ψJT
Junction-to-board
characterization parameter
ψJB
61.3
N/A
43.9
19.0
68.4
N/A
Junction-to-case (bottom)
thermal resistance
RθJC(bot)
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.6 Thermal Information for Quad Channel
OPA4991, OPA4991S
D
PW
(TSSOP)
RUC
(WQFN)
THERMAL METRIC (1)
UNIT
(SOIC)
14 PINS
101.4
57.6
14 PINS
131.4
51.8
14 PINS
125.9
39.8
RθJA
Junction-to-ambient thermal resistance
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
°C/W
RθJC(top)
RθJB
°C/W
°C/W
°C/W
°C/W
°C/W
57.3
75.8
68.0
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
18.5
7.9
0.8
ψJB
56.9
74.8
67.8
RθJC(bot)
N/A
N/A
N/A
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Copyright © 2021 Texas Instruments Incorporated
12
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.7 Electrical Characteristics
For VS = (V+) – (V–) = 2.7 V to 40 V (±1.35 V to ±20 V) at TA = 25°C, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and
VO UT = VS / 2, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
±125
±125
MAX
UNIT
OFFSET VOLTAGE
±750
±780
±830
±850
OPA991, OPA2991
VCM = V–
TA = –40°C to 125°C
VOS
Input offset voltage
µV
OPA4991
VCM = V–
TA = –40°C to 125°C
TA = –40°C to 125°C
dVOS/dT
PSRR
Input offset voltage drift
±0.3
±0.3
±1
µV/℃
µV/V
µV/V
VCM = V–, VS = 4 V to 40 V
VCM = V–, VS = 2.7 V to 40 V(2)
f = 0 Hz
±1
±5
Input offset voltage
versus power supply
TA = –40°C to 125°C
Channel separation
5
INPUT BIAS CURRENT
IB
Input bias current
±10
±10
pA
pA
IOS
Input offset current
NOISE
1.8
0.3
10.8
9.4
2
µVPP
EN
Input voltage noise
f = 0.1 Hz to 10 Hz
µVRMS
f = 1 kHz
f = 10 kHz
f = 1 kHz
Input voltage noise
density
eN
iN
nV/√Hz
fA/√Hz
Input current noise
INPUT VOLTAGE RANGE
Common-mode voltage
range
VCM
(V–) – 0.1
(V+) + 0.1
V
VS = 40 V, (V–) – 0.1 V < VCM < (V+)
– 2 V (Main input pair)
109
84
130
100
95
VS = 4 V, (V–) – 0.1 V < VCM < (V+)
– 2 V (Main input pair)
Common-mode rejection
ratio
CMRR
TA = –40°C to 125°C
dB
VS = 2.7 V, (V–) – 0.1 V < VCM
(V+) – 2 V (Main input pair)(2)
<
75
VS = 2.7 V to 40 V, (V+) – 1 V < VCM
< (V+) + 0.1 V (Aux input pair)
85
INPUT CAPACITANCE
ZID
Differential
540 || 9
6 || 1
GΩ || pF
TΩ || pF
ZICM
Common-mode
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.7 Electrical Characteristics (continued)
For VS = (V+) – (V–) = 2.7 V to 40 V (±1.35 V to ±20 V) at TA = 25°C, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and
VO UT = VS / 2, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
120
104
101
TYP
MAX
UNIT
OPEN-LOOP GAIN
145
142
130
125
120
118
VS = 40 V, VCM = V–
(V–) + 0.1 V < VO < (V+) – 0.1 V
TA = –40°C to 125°C
TA = –40°C to 125°C
TA = –40°C to 125°C
VS = 4 V, VCM = V–
AOL
Open-loop voltage gain
dB
(V–) + 0.1 V < VO < (V+) – 0.1 V
VS = 2.7 V, VCM = V–
(V–) + 0.1 V < VO < (V+) – 0.1 V(2)
FREQUENCY RESPONSE
GBW
SR
Gain-bandwidth product
4.5
21
2.5
1.5
2
MHz
V/µs
Slew rate
VS = 40 V, G = +1, CL = 20 pF
To 0.01%, VS = 40 V, VSTEP = 10 V , G = +1, CL = 20 pF
To 0.01%, VS = 40 V, VSTEP = 2 V , G = +1, CL = 20 pF
To 0.1%, VS = 40 V, VSTEP = 10 V , G = +1, CL = 20 pF
To 0.1%, VS = 40 V, VSTEP = 2 V , G = +1, CL = 20 pF
G = +1, RL = 10 kΩ
tS
Settling time
µs
1
Phase margin
60
400
°
Overload recovery time
VIN × gain > VS
ns
Total harmonic distortion
+ noise
THD+N
VS = 40 V, VO = 3 VRMS, G = 1, f = 1 kHz
0.00021%
OUTPUT
VS = 40 V, RL = no load(2)
5
50
10
55
250
6
VS = 40 V, RL = 10 kΩ
VS = 40 V, RL = 2 kΩ
VS = 2.7 V, RL = no load(2)
VS = 2.7 V, RL = 10 kΩ
VS = 2.7 V, RL = 2 kΩ
200
1
Voltage output swing from
rail
Positive and negative rail headroom
mV
5
12
40
25
ISC
Short-circuit current
Capacitive load drive
±75
1000
mA
pF
CLOAD
Open-loop output
impedance
ZO
f = 1 MHz, IO = 0 A
525
Ω
Copyright © 2021 Texas Instruments Incorporated
14
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.7 Electrical Characteristics (continued)
For VS = (V+) – (V–) = 2.7 V to 40 V (±1.35 V to ±20 V) at TA = 25°C, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and
VO UT = VS / 2, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER SUPPLY
560
685
750
Quiescent current per
amplifier
IQ
VCM = V–, IO = 0 A
µA
TA = –40°C to 125°C
SHUTDOWN
Quiescent current per
amplifier
IQSD
VS = 2.7 V to 40 V, all amplifiers disabled, SHDN = V– + 2 V
VS = 2.7 V to 40 V, amplifier disabled, SHDN = V– + 2 V
30
45
µA
Output impedance during
shutdown
ZSHDN
320 || 2
MΩ || pF
Logic high threshold
voltage (amplifier
disabled)
For valid input high, the SHDN pin voltage should be greater than
the maximum threshold but less than or equal to (V–) + 20 V
VIH
(V–) + 0.8 (V–) + 1.1
V
V
Logic low threshold
voltage (amplifier
enabled)
For valid input low, the SHDN pin voltage should be less than the
minimum threshold but greater than or equal to V–
VIL
(V–) + 0.2 (V–) + 0.8
(1)
tON
Amplifier enable time
G = +1, VCM = V-, VO = 0.1 × VS/2
8
3
µs
µs
tOFF
Amplifier disable time (1) VCM = V-, VO = VS/2
VS = 2.7 V to 40 V, (V–) + 20 V ≥ SHDN ≥ (V–) + 0.9 V
VS = 2.7 V to 40 V, (V–) ≤ SHDN ≤ (V–) + 0.7 V
500
150
SHDN pin input bias
current (per pin)
nA
(1) Disable time (tOFF) and enable time (tON) are defined as the time interval between the 50% point of the signal applied to the SHDN pin
and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.
(2) Specified by characterization only.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
15
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.8 Typical Characteristics
at TA = 25°C, VS = ±20 V, VCM = VS / 2, RLOAD = 10 kΩ connected to VS / 2, and CL = 10 pF (unless otherwise noted)
33
30
27
24
21
18
15
12
9
50
40
30
20
10
0
6
3
0
D002
D001
Offset Voltage Drift (µV/C)
Offset Voltage (µV)
Distribution from 60 amplifiers
Distribution from 15462 amplifiers, TA = 25°C
Figure 6-1. Offset Voltage Production Distribution
Figure 6-2. Offset Voltage Drift Distribution
900
400
700
500
300
200
100
0
300
100
-100
-300
-500
-700
-900
-100
-200
-300
-400
-40
-20
0
20
40
60
80
100 120 140
-40 -20
0
20
40
60
80
100 120 140
Temperature (°C)
D004
Temperature (°C)
D003
VCM = V+
VCM = V–
Figure 6-3. Offset Voltage vs Temperature
Figure 6-4. Offset Voltage vs Temperature
800
600
400
200
0
800
600
400
200
0
-200
-400
-600
-800
-200
-400
-600
-800
-20
-15
-10
-5
0
5
10
15
20
16
16.5
17
17.5
18
18.5
19
19.5
20
VCM
VCM
D005
D005
TA = 25°C
TA = 25°C
Figure 6-5. Offset Voltage vs Common-Mode Voltage
Figure 6-6. Offset Voltage vs Common-Mode Voltage (Transition
Region)
Copyright © 2021 Texas Instruments Incorporated
16
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.8 Typical Characteristics (continued)
at TA = 25°C, VS = ±20 V, VCM = VS / 2, RLOAD = 10 kΩ connected to VS / 2, and CL = 10 pF (unless otherwise noted)
800
600
400
200
0
800
600
400
200
0
-200
-400
-600
-800
-200
-400
-600
-800
-20
-15
-10
-5
0
5
10
15
20
-20
-15
-10
-5
0
5
10
15
20
VCM
VCM
D006
D007
TA = 125°C
TA = –40°C
Figure 6-8. Offset Voltage vs Common-Mode Voltage
200
Figure 6-7. Offset Voltage vs Common-Mode Voltage
600
500
400
300
200
100
0
100
90
80
70
60
50
40
30
20
10
0
Gain (dB)
Phase (ꢀ)
175
150
125
100
75
50
-100
-200
-300
-400
-500
-600
25
0
-25
-50
-75
-100
-10
-20
0
5
10
15
20
25
30
35
40
45
100
1k
10k
100k
1M
10M
Supply Voltage (V)
D008
Frequency (Hz)
C002
CL = 20 pF
Figure 6-9. Offset Voltage vs Power Supply
Figure 6-10. Open-Loop Gain and Phase vs Frequency
80
70
60
50
40
30
20
10
0
6
4.5
3
G = ꢀ1
G = 1
G = 10
G = 100
G = 1000
1.5
0
-1.5
-3
-4.5
IBꢀ
IB+
IOS
-6
-10
-20
-7.5
-20 -16 -12
-8
-4
0
4
8
12
16
20
100
1k
10k
100k
1M
10M
Common Mode Voltage (V)
Frequency (Hz)
D010
C001
Figure 6-12. Input Bias Current vs Common-Mode Voltage
Figure 6-11. Closed-Loop Gain vs Frequency
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
17
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.8 Typical Characteristics (continued)
at TA = 25°C, VS = ±20 V, VCM = VS / 2, RLOAD = 10 kΩ connected to VS / 2, and CL = 10 pF (unless otherwise noted)
150
125
100
75
V+
V+ ꢀ 1 V
V+ ꢀ 2 V
V+ ꢀ 3 V
V+ ꢀ 4 V
V+ ꢀ 5 V
V+ ꢀ 6 V
V+ ꢀ 7 V
V+ ꢀ 8 V
V+ ꢀ 9 V
V+ ꢀ 10 V
IBꢀ
IB+
IOS
50
25
0
-25
-50
-75
-100
-40°C
25°C
125°C
-40
-20
0
20
40
60
80
100 120 140
0
10
20
30
40
50
60
70
80
90 100
Temperature (°C)
Output Current (mA)
D011
D012
Figure 6-13. Input Bias Current vs Temperature
Vꢀ + 8 V
Figure 6-14. Output Voltage Swing vs Output Current (Sourcing)
135
-40°C
25°C
125°C
CMRR
PSRR+
PSRRꢀ
120
105
90
75
60
45
30
15
0
Vꢀ + 7 V
Vꢀ + 6 V
Vꢀ + 5 V
Vꢀ + 4 V
Vꢀ + 3 V
Vꢀ + 2 V
Vꢀ + 1 V
Vꢀ
0
10
20
30
40
50
60
70
80
90 100
100
1k
10k
100k
1M
10M
Output Current (mA)
Frequency (Hz)
D012
C003
Figure 6-15. Output Voltage Swing vs Output Current (Sinking)
Figure 6-16. CMRR and PSRR vs Frequency
135
130
125
120
170
165
160
155
150
145
140
115
PMOS (VCM ꢀ V+ ꢁ 1.5 V)
110
NMOS (VCM V+ ꢁ 1.5 V)
105
100
95
90
85
-40
-20
0
20
40
60
80
100 120 140
-40 -20
0
20
40
60
80
100 120 140
Temperature (°C)
Temperature (°C)
D015
D016
f = 0 Hz
Figure 6-17. CMRR vs Temperature (dB)
f = 0 Hz
Figure 6-18. PSRR vs Temperature (dB)
Copyright © 2021 Texas Instruments Incorporated
18
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.8 Typical Characteristics (continued)
at TA = 25°C, VS = ±20 V, VCM = VS / 2, RLOAD = 10 kΩ connected to VS / 2, and CL = 10 pF (unless otherwise noted)
1
0.8
0.6
0.4
0.2
0
200
100
10
-0.2
-0.4
-0.6
-0.8
-1
1
1
10
100
1k
10k
100k
Time (1s/div)
Frequency (Hz)
C017
C019
Figure 6-20. Input Voltage Noise Spectral Density vs Frequency
Figure 6-19. 0.1-Hz to 10-Hz Noise
-32
-40
-32
RL = 10 kꢀ
RL = 2 kꢀ
RL = 604 ꢀ
RL = 128 ꢀ
RL = 128 ꢀ
-40
RL = 604 ꢀ
RL = 2 kꢀ
RL = 10 kꢀ
-48
-48
-56
-56
-64
-64
-72
-72
-80
-80
-88
-88
-96
-96
-104
-112
-104
-112
100
1k
10k
0.001
0.01
0.1
1
10 20
Frequency (Hz)
Amplitude (Vrms)
C012
C023
BW = 80 kHz, VOUT = 1 VRMS
BW = 80 kHz, f = 1 kHz
Figure 6-22. THD+N vs Output Amplitude
Figure 6-21. THD+N Ratio vs Frequency
580
570
560
550
540
530
520
510
500
490
480
700
675
650
625
600
575
550
525
500
475
450
0
4
8
12
16
20
24
28
32
36
40
-40
-20
0
20
40
60
80
100 120 140
Supply Voltage (V)
Temperature (°C)
D021
D022
VCM = V–
Figure 6-23. Quiescent Current vs Supply Voltage
Figure 6-24. Quiescent Current vs Temperature
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
19
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.8 Typical Characteristics (continued)
at TA = 25°C, VS = ±20 V, VCM = VS / 2, RLOAD = 10 kΩ connected to VS / 2, and CL = 10 pF (unless otherwise noted)
140
135
130
125
120
115
700
650
600
550
500
450
400
350
300
250
200
150
VS = 4 V
VS = 40 V
-40 -20
0
20
40
60
80
100 120 140
100
1k
10k
100k
1M
10M
Temperature (°C)
Frequency (Hz)
D023
C013
Figure 6-25. Open-Loop Voltage Gain vs Temperature (dB)
Figure 6-26. Open-Loop Output Impedance vs Frequency
60
80
70
60
50
40
30
50
40
30
20
20
RISO = 0 ꢀ, Positive Overshoot
RISO = 0 ꢀ, Positive Overshoot
RISO = 0 ꢀ, Negative Overshoot
RISO = 50 ꢀ, Positive Overshoot
RISO = 50 ꢀ, Negative Overshoot
RISO = 0 ꢀ, Negative Overshoot
10
0
10
0
RISO = 50 ꢀ, Positive Overshoot
RISO = 50 ꢀ, Negative Overshoot
0
500 1000 1500 2000 2500 3000 3500 4000 4500 5000
0
500 1000 1500 2000 2500 3000 3500 4000 4500 5000
Cap Load (pF)
Cap Load (pF)
C007
C008
G = –1, 10-mV output step
G = 1, 10-mV output step
Figure 6-27. Small-Signal Overshoot vs Capacitive Load
Figure 6-28. Small-Signal Overshoot vs Capacitive Load
60
Input
Output
50
40
30
20
10
Time (20us/div)
0
500 1000 1500 2000 2500 3000 3500 4000 4500 5000
Cap Load (pF)
C016
C009
VIN = ±20 V; VS = VOUT = ±17 V
Figure 6-30. No Phase Reversal
Figure 6-29. Phase Margin vs Capacitive Load
Copyright © 2021 Texas Instruments Incorporated
20
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.8 Typical Characteristics (continued)
at TA = 25°C, VS = ±20 V, VCM = VS / 2, RLOAD = 10 kΩ connected to VS / 2, and CL = 10 pF (unless otherwise noted)
Input
Input
Output
Output
Time (100ns/div)
Time (100ns/div)
C018
C010
C005
C018
C011
C005
G = –10
G = –10
Figure 6-31. Positive Overload Recovery
Figure 6-32. Negative Overload Recovery
Input
Output
Input
Output
Time (300ns/div)
Time (1µs/div)
CL = 20 pF, G = 1, 20-mV step response
CL = 20 pF, G = 1, 20-mV step response
Figure 6-34. Small-Signal Step Response, Falling
Figure 6-33. Small-Signal Step Response, Rising
Input
Output
Input
Output
Time (300ns/div)
Time (300ns/div)
CL = 20 pF, G = 1
CL = 20 pF, G = 1
Figure 6-35. Large-Signal Step Response (Rising)
Figure 6-36. Large-Signal Step Response (Falling)
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
6.8 Typical Characteristics (continued)
at TA = 25°C, VS = ±20 V, VCM = VS / 2, RLOAD = 10 kΩ connected to VS / 2, and CL = 10 pF (unless otherwise noted)
100
80
60
Input
Output
40
20
Sourcing
Sinking
0
-20
-40
-60
-80
-100
Time (2µs/div)
-40 -20
0
20
40
60
80
100 120 140
Temperature (°C)
C021
D014
CL = 20 pF, G = –1
Figure 6-37. Large-Signal Step Response
Figure 6-38. Short-Circuit Current vs Temperature
-50
45
40
35
30
25
20
15
10
5
VS = 40 V
VS = 30 V
VS = 15 V
VS = 2.7 V
-60
-70
-80
-90
-100
-110
-120
-130
0
1k
100
1k
10k
100k
1M
10M
10k
100k
1M
10M
Frequency (Hz)
Frequency (Hz)
C014
C020
Figure 6-40. Channel Separation vs Frequency
Figure 6-39. Maximum Output Voltage vs Frequency
110
100
90
80
70
60
50
40
1M
10M
100M
Frequency (Hz)
1G
C004
Figure 6-41. EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency
Copyright © 2021 Texas Instruments Incorporated
22
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
7 Detailed Description
7.1 Overview
The OPAx991 family (OPA991, OPA2991, and OPA4991) is a new generation of 40-V general purpose
operational amplifiers.
These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset
(±125 µV, typ), low offset drift (±0.3 µV/°C, typ), and 4.5-MHz bandwidth.
Unique features such as differential and common-mode input-voltage range to the supply rail, high output current
(±75 mA), high slew rate (21 V/µs), and shutdown functionality make the OPAx991 a robust, high-performance
operational amplifier for high-voltage industrial applications.
7.2 Functional Block Diagram
+
NCH Input
Stage
œ
IN+
+
40-V
OUT
Output
Stage
Differential
MUX-Friendly
Front End
Slew
Boost
Shutdown
Circuitry
œ
IN-
+
PCH Input
Stage
œ
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
23
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
7.3 Feature Description
7.3.1 Input Protection Circuitry
The OPAx991 uses a unique input architecture to eliminate the requirement for input protection diodes but still
provides robust input protection under transient conditions. Figure 7-1 shows conventional input diode protection
schemes that are activated by fast transient step responses and introduce signal distortion and settling time
delays because of alternate current paths, as shown in Figure 7-2. For low-gain circuits, these fast-ramping input
signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling
time.
V+
V+
VIN+
VIN+
VOUT
VOUT
OPAx991
~0.7 V
40 V
VINꢀ
VINꢀ
Vꢀ
Vꢀ
OPAx991 Provides Full 40-V
Differential Input Range
Conventional Input Protection
Limits Differential Input Range
Figure 7-1. OPAx991 Input Protection Does Not Limit Differential Input Capability
1
Ron_mux
Vn = 10 V
RFILT
10 V
Sn
D
1
2
~œ9.3 V
10 V
CFILT
CS
CD
VINœ
2
Ron_mux
Sn+1
Vn+1 = œ10 V RFILT
œ10 V
~0.7 V
VOUT
CFILT
CS
Idiode_transient
VIN+
œ10 V
Input Low-Pass Filter
Simplified Mux Model
Buffer Amplifier
Figure 7-2. Back-to-Back Diodes Create Settling Issues
The OPAx991 family of operational amplifiers provides a true high-impedance differential input capability for
high-voltage applications using a patented input protection architecture that does not introduce additional signal
distortion or delayed settling time, making the device an optimal op amp for multichannel, high-switched, input
applications. The OPA991 tolerates a maximum differential swing (voltage between inverting and non-inverting
pins of the op amp) of up to 40 V, making the device suitable for use as a comparator or in applications
with fast-ramping input signals such as data-acquisition systems; see the TI TechNote MUX-Friendly Precision
Operational Amplifiers for more information.
7.3.2 EMI Rejection
The OPAx991 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from
sources such as wireless communications and densely-populated boards with a mix of analog signal chain and
digital components. EMI immunity can be improved with circuit design techniques; the OPAx991 benefits from
these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the
immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure
7-3 shows the results of this testing on the OPAx991. Table 7-1 shows the EMIRR IN+ values for the OPAx991 at
particular frequencies commonly encountered in real-world applications. The EMI Rejection Ratio of Operational
Copyright © 2021 Texas Instruments Incorporated
24
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
Amplifiers application report contains detailed information on the topic of EMIRR performance as it relates to op
amps and is available for download from www.ti.com.
110
100
90
80
70
60
50
40
1M
10M
100M
1G
Frequency (Hz)
C004
Figure 7-3. EMIRR Testing
Table 7-1. OPA991 EMIRR IN+ for Frequencies of Interest
FREQUENCY
APPLICATION OR ALLOCATION
EMIRR IN+
Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF)
applications
400 MHz
73.2 dB
Global system for mobile communications (GSM) applications, radio communication, navigation,
GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications
900 MHz
1.8 GHz
2.4 GHz
3.6 GHz
5 GHz
82.5 dB
89.7 dB
93.9 dB
95.7 dB
98.0 dB
GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)
802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and
medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)
Radiolocation, aero communication and navigation, satellite, mobile, S-band
802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite
operation, C-band (4 GHz to 8 GHz)
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
25
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
7.3.3 Thermal Protection
The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This
phenomenon is called self heating. The absolute maximum junction temperature of the OPAx991 is 150°C.
Exceeding this temperature causes damage to the device. The OPAx991 has a thermal protection feature that
reduces damage from self heating. The protection works by monitoring the temperature of the device and turning
off the op amp output drive for temperatures above 170°C. Figure 7-4 shows an application example for the
OPA991 that has significant self heating because of its power dissipation (0.81 W). Thermal calculations indicate
that for an ambient temperature of 65°C, the device junction temperature must reach 177°C. The actual device,
however, turns off the output drive to recover towards a safe junction temperature. Figure 7-4 shows how the
circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is
3 V. When self heating causes the device junction temperature to increase above the internal limit, the thermal
protection forces the output to a high-impedance state and the output is pulled to ground through resistor RL.
If the condition that caused excessive power dissipation is not removed, the amplifier will oscillate between a
shutdown and enabled state until the output fault is corrected.
3 V
TA = 65°C
30 V
PD = 0.81W
JA = 138.7°C/W
0 V
TJ = 138.7°C/W × 0.81W + 65°C
TJ = 177.3°C (expected)
ꢀ
OPA991
170ºC
ꢁ
IOUT = 30 mA
+
3 V
–
RL
100
+
–
VIN
3 V
Figure 7-4. Thermal Protection
If the device continues to operate at high junction temperatures with high output power over a long period of
time, regardless if the device is or is not entering thermal shutdown, the thermal dissipation of the device can
slowly degrade performance of the device and eventually cause catastrophic destruction. Designers should be
careful to limit output power of the device at high temperatures, or control ambient and junction temperatures
under high output power conditions.
7.3.4 Capacitive Load and Stability
The OPAx991 features a resistive output stage capable of driving moderate capacitive loads, and by leveraging
an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain
enhances the ability of the amplifier to drive greater capacitive loads; see Figure 7-5 and Figure 7-6. The
particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when
establishing whether an amplifier will be stable in operation.
Copyright © 2021 Texas Instruments Incorporated
26
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
80
70
60
50
40
30
20
10
60
50
40
30
20
10
0
RISO = 0 ꢀ, Positive Overshoot
RISO = 0 ꢀ, Negative Overshoot
RISO = 50 ꢀ, Positive Overshoot
RISO = 50 ꢀ, Negative Overshoot
RISO = 0 ꢀ, Positive Overshoot
RISO = 0 ꢀ, Negative Overshoot
RISO = 50 ꢀ, Positive Overshoot
RISO = 50 ꢀ, Negative Overshoot
0
0
500 1000 1500 2000 2500 3000 3500 4000 4500 5000
0
500 1000 1500 2000 2500 3000 3500 4000 4500 5000
Cap Load (pF)
Cap Load (pF)
C008
C007
Figure 7-5. Small-Signal Overshoot vs Capacitive
Load (10-mV Output Step, G = 1)
Figure 7-6. Small-Signal Overshoot vs Capacitive
Load (10-mV Output Step, G = –1)
For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small
resistor, RISO, in series with the output, as shown in Figure 7-7. This resistor significantly reduces ringing
and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the
capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing
the output swing. The error introduced is proportional to the ratio RISO / RL, and is generally negligible at low
output levels. A high capacitive load drive makes the OPAx991 well suited for applications such as reference
buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in Figure 7-7 uses an isolation resistor,
RISO, to stabilize the output of an op amp. RISO modifies the open-loop gain of the system for increased phase
margin.
+Vs
Vout
Riso
+
Cload
+
Vin
-Vs
œ
Figure 7-7. Extending Capacitive Load Drive With the OPA991
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
27
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
7.3.5 Common-Mode Voltage Range
The OPAx991 is a 40-V, true rail-to-rail input operational amplifier with an input common-mode range that
extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel
and P-channel differential input pairs, as shown in Figure 7-8. The N-channel pair is active for input voltages
close to the positive rail, typically (V+) – 1 V to 100 mV above the positive supply. The P-channel pair is active
for inputs from 100 mV below the negative supply to approximately (V+) – 2 V. There is a small transition region,
typically (V+) – 2 V to (V+) – 1 V in which both input pairs are on. This transition region can vary modestly with
process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance
may be degraded compared to operation outside this region.
Figure 6-5 shows this transition region for a typical device in terms of input voltage offset in more detail.
For more information on common-mode voltage range and PMOS/NMOS pair interaction, see Op Amps With
Complementary-Pair Input Stages application note.
V+
IN-
PMOS
PMOS
NMOS
IN+
NMOS
V-
Figure 7-8. Rail-to-Rail Input Stage
7.3.6 Phase Reversal Protection
The OPAx991 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the
input is driven beyond its linear common-mode range. This condition is most often encountered in non-inverting
circuits when the input is driven beyond the specified common-mode voltage range, causing the output to
reverse into the opposite rail. The OPAx991 is a rail-to-rail input op amp; therefore, the common-mode range can
extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into
the appropriate rail. This performance is shown in Figure 7-9. For more information on phase reversal, see Op
Amps With Complementary-Pair Input Stages application note.
Copyright © 2021 Texas Instruments Incorporated
28
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
Input
Output
Time (20us/div)
C016
Figure 7-9. No Phase Reversal
7.3.7 Electrical Overstress
Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress
(EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even
the output pin. Each of these different pin functions have electrical stress limits determined by the voltage
breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to
the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them
from accidental ESD events both before and during product assembly.
Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is
helpful. Figure 7-10 shows an illustration of the ESD circuits contained in the OPAx991 (indicated by the dashed
line area). The ESD protection circuitry involves several current-steering diodes connected from the input and
output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device
or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain
inactive during normal circuit operation.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
29
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
TVS
RF
+VS
VDD
OPAx990
100 Ω
100 Ω
R1
RS
INœ
œ
IN+
+
Power-Supply
ESD Cell
RL
ID
+
VIN
œ
VSS
œVS
TVS
Figure 7-10. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application
An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event
is long duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit
ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB).
During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit
(labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.
Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if
activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by
turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting
resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.
Copyright © 2021 Texas Instruments Incorporated
30
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
7.3.8 Overload Recovery
Overload recovery is defined as the time required for the op amp output to recover from a saturated state to
a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds
the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the
saturation region, the charge carriers in the output devices require time to return back to the linear state. After
the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the
propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time.
The overload recovery time for the OPAx991 is approximately 500 ns.
7.3.9 Typical Specifications and Distributions
Designers often have questions about a typical specification of an amplifier in order to design a more robust
circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an
amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These
deviations often follow Gaussian ("bell curve"), or normal distributions, and circuit designers can leverage this
information to guardband their system, even when there is not a minimum or maximum specification in Section
6.7.
0.00312% 0.13185%
0.13185% 0.00312%
0.00002%
0.00002%
2.145% 13.59% 34.13% 34.13% 13.59% 2.145%
1
1 1 1 1 1 1 1 1
1
1
1
ꢀ-61 ꢀ-51 ꢀ-41 ꢀ-31 ꢀ-21 ꢀ-1
ꢀ+1 ꢀ+21 ꢀ+31 ꢀ+41 ꢀ+51 ꢀ+61
ꢀ
Figure 7-11. Ideal Gaussian Distribution
Figure 7-11 shows an example distribution, where µ, or mu, is the mean of the distribution, and where σ,
or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution,
approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or
one sigma, of the mean (from µ–σ to µ+σ).
Depending on the specification, values listed in the typical column of Section 6.7 are represented in different
ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain
bandwidth), then the typical value is equal to the mean (µ). However, if a specification naturally has a mean near
zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation (µ + σ) in
order to most accurately represent the typical value.
You can use this chart to calculate approximate probability of a specification in a unit; for example, for OPAx991,
the typical input voltage offset is 125 µV, so 68.2% of all OPAx991 devices are expected to have an offset from
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
31
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
–125 µV to 125 µV. At 4 σ (±500 µV), 99.9937% of the distribution has an offset voltage less than ±500 µV,
which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.
Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits
will be removed from production material. For example, the OPAx991 family has a maximum offset voltage of
675 µV at 25°C, and even though this corresponds to about 5 σ (≈1 in 1.7 million units), which is extremely
unlikely, TI assures that any unit with larger offset than 675 µV will be removed from production material.
For specifications with no value in the minimum or maximum column, consider selecting a sigma value of
sufficient guardband for your application, and design worst-case conditions using this value. For example, the
6-σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be
an option as a wide guardband to design a system around. In this case, the OPAx991 family does not have
a maximum or minimum for offset voltage drift, but based on Figure 6-2 and the typical value of 0.3 µV/°C in
Section 6.7, it can be calculated that the 6-σ value for offset voltage drift is about 1.8 µV/°C. When designing for
worst-case system conditions, this value can be used to estimate the worst possible offset across temperature
without having an actual minimum or maximum value.
However, process variation and adjustments over time can shift typical means and standard deviations, and
unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a
device. This information should be used only to estimate the performance of a device.
7.3.10 Packages With an Exposed Thermal Pad
The OPAx991 family is available in packages such as the WSON-8 (DSG) and WQFN-16 (RTE) which feature
an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically
conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad
must either be connected to V– or left floating. Attaching the thermal pad to a potential other than V– is not
allowed, and performance of the device is not assured when doing so.
7.3.11 Shutdown
The OPAx991S devices feature one or more shutdown pins (SHDN) that disable the op amp, placing it into a
low-power standby mode. In this mode, the op amp typically consumes about 20 µA. The SHDN pins are active
high, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic high.
The SHDN pins are referenced to the negative supply rail of the op amp. The threshold of the shutdown feature
lies around 800 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been
included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown
behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage
between V– and V– + 0.4 V. A valid logic high is defined as a voltage between V– + 1.2 V and V– + 20 V.
The shutdown pin circuitry includes a pull-down resistor, which will inherently pull the voltage of the pin to the
negative supply rail if not driven. Thus, to enable the amplifier, the SHDN pins should either be left floating or
driven to a valid logic low. To disable the amplifier, the SHDN pins must be driven to a valid logic high. The
maximum voltage allowed at the SHDN pins is V– + 20 V. Exceeding this voltage level will damage the device.
The SHDN pins are high-impedance CMOS inputs. Channels of single and dual op amp packages are
independently controlled, and channels of quad op amp packages are controlled in pairs. For battery-operated
applications, this feature may be used to greatly reduce the average current and extend battery life. The
typical enable time out of shutdown is 30 µs; disable time is 3 µs. When disabled, the output assumes a
high-impedance state. This architecture allows the OPAx991S family to operate as a gated amplifier, multiplexer,
or programmable-gain amplifier. Shutdown time (tOFF) depends on loading conditions and increases as load
resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-kΩ load
to midsupply (VS / 2) is required. If using the OPAx991S without a load, the resulting turnoff time significantly
increases.
Copyright © 2021 Texas Instruments Incorporated
32
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
7.4 Device Functional Modes
The OPAx991 has a single functional mode and is operational when the power-supply voltage is greater than 2.7
V (±1.35 V). The maximum power supply voltage for the OPAx991 is 40 V (±20 V).
The OPAx991S devices feature a shutdown pin, which can be used to place the op amp into a low-power mode.
See Section 7.3.11 for more information.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
33
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
8 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
8.1 Application Information
The OPAx991 family offers excellent DC precision and AC performance. These devices operate up to 40-V
supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 4.5-MHz
bandwidth and high output drive. These features make the OPAx991 a robust, high-performance operational
amplifier for high-voltage industrial applications.
8.2 Typical Applications
8.2.1 Low-Side Current Measurement
Figure 8-1 shows the OPA991 configured in a low-side current sensing application. For a full analysis of the
circuit shown in Figure 8-1 including theory, calculations, simulations, and measured data, see TI Precision
Design TIPD129, 0-A to 1-A Single-Supply Low-Side Current-Sensing Solution.
VCC
5 V
LOAD
OPA991
+
VOUT
–
RSHUNT
ILOAD
100 m
LM7705
RF
360 k
RG
7.5 k
Figure 8-1. OPA991 in a Low-Side, Current-Sensing Application
8.2.1.1 Design Requirements
The design requirements for this design are:
•
•
•
Load current: 0 A to 1 A
Output voltage: 4.9 V
Maximum shunt voltage: 100 mV
Copyright © 2021 Texas Instruments Incorporated
34
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
8.2.1.2 Detailed Design Procedure
The transfer function of the circuit in Figure 8-1 is given in Equation 1:
VOUT = ILOAD ìRSHUNT ìGain
(1)
The load current (ILOAD) produces a voltage drop across the shunt resistor (RSHUNT). The load current is set
from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is
defined using Equation 2:
VSHUNT _MAX
100mV
1A
RSHUNT
=
=
=100mW
ILOAD_MAX
(2)
Using Equation 2, RSHUNT is calculated to be 100 mΩ. The voltage drop produced by ILOAD and RSHUNT is
amplified by the OPA991 to produce an output voltage of 0 V to 4.9 V. The gain needed by the OPA991 to
produce the necessary output voltage is calculated using Equation 3:
V
OUT _MAX - VOUT _MIN
(
)
Gain =
VIN_MAX - V
IN_MIN
(3)
Using Equation 3, the required gain is calculated to be 49 V/V, which is set with resistors RF and RG. Equation 4
is used to size the resistors, RF and RG, to set the gain of the OPA991 to 49 V/V.
R
(
)
F
Gain = 1+
R
G
(4)
Choosing RF as 360 kΩ, RG is calculated to be 7.5 kΩ. RF and RG were chosen as 360 kΩ and 7.5 kΩ because
they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be
used. Figure 8-2 shows the measured transfer function of the circuit shown in Figure 8-1.
8.2.1.3 Application Curves
5
4
3
2
1
0
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
ILOAD (A)
1
Figure 8-2. Low-Side, Current-Sense, Transfer Function
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
35
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
9 Power Supply Recommendations
The OPAx991 is specified for operation from 2.7 V to 40 V (±1.35 V to ±40 V); many specifications apply from
–40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature
are presented in Section 6.8.
CAUTION
Supply voltages larger than 40 V can permanently damage the device; see Section 6.1.
Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or
high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to Section
10.
10 Layout
10.1 Layout Guidelines
For best operational performance of the device, use good PCB layout practices, including:
•
Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself.
Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to
the analog circuitry.
– Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as
close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-
supply applications.
•
•
Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
and analog grounds paying attention to the flow of the ground current.
In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as
opposed to in parallel with the noisy trace.
•
•
•
Place the external components as close to the device as possible. As illustrated in Figure 10-2, keeping RF
and RG close to the inverting input minimizes parasitic capacitance.
Keep the length of input traces as short as possible. Always remember that the input traces are the most
sensitive part of the circuit.
Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce
leakage currents from nearby traces that are at different potentials.
•
•
Cleaning the PCB following board assembly is recommended for best performance.
Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic
package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
remove moisture introduced into the device packaging during the cleaning process. A low temperature, post
cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.
Copyright © 2021 Texas Instruments Incorporated
36
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
10.2 Layout Example
VIN
+
VOUT
RG
RF
Figure 10-1. Schematic Representation
Place components close
to device and to each
other to reduce parasitic
errors
Run the input traces
as far away from
the supply lines
as possible
VS+
RF
NC
NC
Use a low-ESR,
ceramic bypass
capacitor
RG
GND
œIN
+IN
Vœ
V+
OUTPUT
NC
VIN
GND
GND
VSœ
VOUT
Ground (GND) plane on another layer
Use low-ESR,
ceramic bypass
capacitor
Figure 10-2. Operational Amplifier Board Layout for Noninverting Configuration
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
37
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
11 Device and Documentation Support
11.1 Device Support
11.1.1 Development Support
11.1.1.1 TINA-TI™ (Free Software Download)
TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a
free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range
of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain
analysis of SPICE, as well as additional design capabilities.
Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing
capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select
input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.
Note
These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed.
Download the free TINA-TI software from the TINA-TI folder.
11.1.1.2 TI Precision Designs
The OPAx991 is featured in several TI Precision Designs, available online at http://www.ti.com/ww/en/analog/
precision-designs/. TI Precision Designs are analog solutions created by TI’s precision analog applications
experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout,
bill of materials, and measured performance of many useful circuits.
11.2 Documentation Support
11.2.1 Related Documentation
For related documentation, see the following:
Texas Instruments, Analog Engineer's Circuit Cookbook: Amplifiers solution guide
Texas Instruments, AN31 Amplifier Circuit Collection application note
Texas Instruments, MUX-Friendly Precision Operational Amplifiers application brief
Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application report
Texas Instruments, Op Amps With Complementary-Pair Input Stages application note
11.3 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to order now.
Table 11-1. Related Links
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
PARTS
PRODUCT FOLDER
ORDER NOW
OPA991
OPA2991
OPA4991
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
Click here
11.4 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
Copyright © 2021 Texas Instruments Incorporated
38
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
11.5 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.6 Trademarks
TINA-TI™ are trademarks of Texas Instruments, Inc and DesignSoft, Inc.
TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.
TI E2E™ is a trademark of Texas Instruments.
Bluetooth® is a registered trademark of Bluetooth SIG, Inc.
All trademarks are the property of their respective owners.
11.7 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
11.8 Glossary
TI Glossary
This glossary lists and explains terms, acronyms, and definitions.
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
39
Product Folder Links: OPA991 OPA2991 OPA4991
OPA991, OPA2991, OPA4991
SBOS969E – OCTOBER 2019 – REVISED MAY 2021
www.ti.com
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2021 Texas Instruments Incorporated
40
Submit Document Feedback
Product Folder Links: OPA991 OPA2991 OPA4991
PACKAGE OPTION ADDENDUM
www.ti.com
28-Sep-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
OPA2991IDDFR
OPA2991IDGKR
OPA2991IDR
ACTIVE SOT-23-THIN
DDF
DGK
D
8
8
3000 RoHS & Green
2500 RoHS & Green
2500 RoHS & Green
3000 RoHS & Green
2000 RoHS & Green
3000 RoHS & Green
2500 RoHS & Green
2000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
3000 RoHS & Green
NIPDAU
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-1-260C-UNLIM
Level-2-260C-1 YEAR
Level-2-260C-1 YEAR
Level-1-260C-UNLIM
Level-2-260C-1 YEAR
Level-1-260C-UNLIM
Level-2-260C-1 YEAR
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
O91F
26UT
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
VSSOP
SOIC
NIPDAU
NIPDAU
NIPDAU
NIPDAU
NIPDAUAG
NIPDAU
SN
8
OP2991
O91G
OPA2991IDSGR
OPA2991IPWR
OPA2991SIRUGR
OPA4991IDR
WSON
TSSOP
X2QFN
SOIC
DSG
PW
8
8
O2991P
GFF
RUG
D
10
14
14
14
5
OPA4991D
OP4991PW
I4F
OPA4991IPWR
OPA4991IRUCR
OPA991IDBVR
OPA991IDCKR
OPA991SIDBVR
OPA991TIDCKR
TSSOP
QFN
PW
RUC
DBV
DCK
DBV
DCK
NIPDAU
NIPDAU
SN
SOT-23
SC70
O91V
5
1HB
SOT-23
SC70
6
NIPDAU
SN
O91S
5
1JE
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
28-Sep-2021
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF OPA2991, OPA4991, OPA991 :
Automotive : OPA2991-Q1, OPA4991-Q1, OPA991-Q1
•
NOTE: Qualified Version Definitions:
Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
•
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
12-Aug-2021
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
OPA2991IDDFR
SOT-
DDF
8
3000
180.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
23-THIN
OPA2991IDGKR
OPA2991IDR
VSSOP
SOIC
DGK
D
8
8
2500
2500
3000
2000
3000
2500
2000
3000
3000
3000
3000
3000
330.0
330.0
180.0
330.0
178.0
330.0
330.0
180.0
180.0
178.0
180.0
178.0
12.4
12.4
8.4
5.3
6.4
2.3
7.0
1.75
6.5
6.9
2.16
3.2
2.4
3.2
2.4
3.4
5.2
2.3
3.6
2.25
9.0
5.6
2.16
3.2
2.5
3.2
2.5
1.4
2.1
1.15
1.6
0.56
2.1
1.6
0.5
1.4
1.2
1.4
1.2
8.0
8.0
4.0
8.0
4.0
8.0
8.0
4.0
4.0
4.0
4.0
4.0
12.0
12.0
8.0
Q1
Q1
Q2
Q1
Q1
Q1
Q1
Q2
Q3
Q3
Q3
Q3
OPA2991IDSGR
OPA2991IPWR
OPA2991SIRUGR
OPA4991IDR
WSON
TSSOP
X2QFN
SOIC
DSG
PW
8
8
12.4
8.4
12.0
8.0
RUG
D
10
14
14
14
5
16.4
12.4
9.5
16.0
12.0
8.0
OPA4991IPWR
OPA4991IRUCR
OPA991IDBVR
OPA991IDCKR
OPA991SIDBVR
OPA991TIDCKR
TSSOP
QFN
PW
RUC
DBV
DCK
DBV
DCK
SOT-23
SC70
8.4
8.0
5
9.0
8.0
SOT-23
SC70
6
8.4
8.0
5
9.0
8.0
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
12-Aug-2021
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
OPA2991IDDFR
OPA2991IDGKR
OPA2991IDR
SOT-23-THIN
VSSOP
SOIC
DDF
DGK
D
8
8
3000
2500
2500
3000
2000
3000
2500
2000
3000
3000
3000
3000
3000
210.0
366.0
853.0
210.0
853.0
205.0
853.0
366.0
205.0
210.0
190.0
210.0
190.0
185.0
364.0
449.0
185.0
449.0
200.0
449.0
364.0
200.0
185.0
190.0
185.0
190.0
35.0
50.0
35.0
35.0
35.0
33.0
35.0
50.0
30.0
35.0
30.0
35.0
30.0
8
OPA2991IDSGR
OPA2991IPWR
OPA2991SIRUGR
OPA4991IDR
WSON
TSSOP
X2QFN
SOIC
DSG
PW
8
8
RUG
D
10
14
14
14
5
OPA4991IPWR
OPA4991IRUCR
OPA991IDBVR
OPA991IDCKR
OPA991SIDBVR
OPA991TIDCKR
TSSOP
QFN
PW
RUC
DBV
DCK
DBV
DCK
SOT-23
SC70
5
SOT-23
SC70
6
5
Pack Materials-Page 2
PACKAGE OUTLINE
DBV0005A
SOT-23 - 1.45 mm max height
S
C
A
L
E
4
.
0
0
0
SMALL OUTLINE TRANSISTOR
C
3.0
2.6
0.1 C
1.75
1.45
1.45
0.90
B
A
PIN 1
INDEX AREA
1
2
5
2X 0.95
1.9
3.05
2.75
1.9
4
3
0.5
5X
0.3
0.15
0.00
(1.1)
TYP
0.2
C A B
0.25
GAGE PLANE
0.22
0.08
TYP
8
0
TYP
0.6
0.3
TYP
SEATING PLANE
4214839/F 06/2021
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.25 mm per side.
www.ti.com
EXAMPLE BOARD LAYOUT
DBV0005A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
(1.9)
2
3
2X (0.95)
4
(R0.05) TYP
(2.6)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
EXPOSED METAL
EXPOSED METAL
0.07 MIN
ARROUND
0.07 MAX
ARROUND
NON SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4214839/F 06/2021
NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
DBV0005A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
(1.9)
2
3
2X(0.95)
4
(R0.05) TYP
(2.6)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X
4214839/F 06/2021
NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
8. Board assembly site may have different recommendations for stencil design.
www.ti.com
PACKAGE OUTLINE
DBV0006A
SOT-23 - 1.45 mm max height
S
C
A
L
E
4
.
0
0
0
SMALL OUTLINE TRANSISTOR
C
3.0
2.6
0.1 C
1.75
1.45
B
1.45 MAX
A
PIN 1
INDEX AREA
1
2
6
5
2X 0.95
1.9
3.05
2.75
4
3
0.50
6X
0.25
C A B
0.15
0.00
0.2
(1.1)
TYP
0.25
GAGE PLANE
0.22
0.08
TYP
8
TYP
0
0.6
0.3
TYP
SEATING PLANE
4214840/C 06/2021
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Refernce JEDEC MO-178.
www.ti.com
EXAMPLE BOARD LAYOUT
DBV0006A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
6X (1.1)
1
6X (0.6)
6
SYMM
5
2
3
2X (0.95)
4
(R0.05) TYP
(2.6)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
EXPOSED METAL
EXPOSED METAL
0.07 MIN
ARROUND
0.07 MAX
ARROUND
NON SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4214840/C 06/2021
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
DBV0006A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
6X (1.1)
1
6X (0.6)
6
SYMM
5
2
3
2X(0.95)
4
(R0.05) TYP
(2.6)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X
4214840/C 06/2021
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
GENERIC PACKAGE VIEW
DSG 8
2 x 2, 0.5 mm pitch
WSON - 0.8 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224783/A
www.ti.com
PACKAGE OUTLINE
DSG0008A
WSON - 0.8 mm max height
SCALE 5.500
PLASTIC SMALL OUTLINE - NO LEAD
2.1
1.9
B
A
PIN 1 INDEX AREA
2.1
1.9
0.32
0.18
0.4
0.2
ALTERNATIVE TERMINAL SHAPE
TYPICAL
C
0.8 MAX
SEATING PLANE
0.08 C
0.05
0.00
EXPOSED
THERMAL PAD
(0.2) TYP
0.9 0.1
5
4
6X 0.5
2X
1.5
9
1.6 0.1
8
1
0.32
0.18
8X
0.4
0.2
PIN 1 ID
8X
0.1
C A B
C
0.05
4218900/D 04/2020
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
DSG0008A
WSON - 0.8 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
(0.9)
(
0.2) VIA
8X (0.5)
TYP
1
8
8X (0.25)
(0.55)
SYMM
9
(1.6)
6X (0.5)
5
4
SYMM
(1.9)
(R0.05) TYP
LAND PATTERN EXAMPLE
SCALE:20X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4218900/D 04/2020
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
DSG0008A
WSON - 0.8 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
8X (0.5)
METAL
8
SYMM
1
8X (0.25)
(0.45)
SYMM
9
(0.7)
6X (0.5)
5
4
(R0.05) TYP
(0.9)
(1.9)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X
4218900/D 04/2020
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
PACKAGE OUTLINE
PW0008A
TSSOP - 1.2 mm max height
S
C
A
L
E
2
.
8
0
0
SMALL OUTLINE PACKAGE
C
6.6
6.2
SEATING PLANE
TYP
PIN 1 ID
AREA
A
0.1 C
6X 0.65
8
5
1
3.1
2.9
NOTE 3
2X
1.95
4
0.30
0.19
8X
4.5
4.3
1.2 MAX
B
0.1
C A
B
NOTE 4
(0.15) TYP
SEE DETAIL A
0.25
GAGE PLANE
0.15
0.05
0.75
0.50
0 - 8
DETAIL A
TYPICAL
4221848/A 02/2015
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
PW0008A
TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
8X (1.5)
SYMM
8X (0.45)
(R0.05)
1
4
TYP
8
SYMM
6X (0.65)
5
(5.8)
LAND PATTERN EXAMPLE
SCALE:10X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
0.05 MAX
ALL AROUND
0.05 MIN
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
NOT TO SCALE
4221848/A 02/2015
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
PW0008A
TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
8X (1.5)
SYMM
(R0.05) TYP
8X (0.45)
1
4
8
SYMM
6X (0.65)
5
(5.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X
4221848/A 02/2015
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
PACKAGE OUTLINE
DDF0008A
SOT-23 - 1.1 mm max height
S
C
A
L
E
4
.
0
0
0
PLASTIC SMALL OUTLINE
C
2.95
2.65
SEATING PLANE
TYP
PIN 1 ID
AREA
0.1 C
A
6X 0.65
8
1
2.95
2.85
NOTE 3
2X
1.95
4
5
0.4
0.2
8X
0.1
C A
B
1.65
1.55
B
1.1 MAX
0.20
0.08
TYP
SEE DETAIL A
0.25
GAGE PLANE
0.1
0.0
0 - 8
0.6
0.3
DETAIL A
TYPICAL
4222047/B 11/2015
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
www.ti.com
EXAMPLE BOARD LAYOUT
DDF0008A
SOT-23 - 1.1 mm max height
PLASTIC SMALL OUTLINE
8X (1.05)
SYMM
1
8
8X (0.45)
SYMM
6X (0.65)
5
4
(R0.05)
TYP
(2.6)
LAND PATTERN EXAMPLE
SCALE:15X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4222047/B 11/2015
NOTES: (continued)
4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
DDF0008A
SOT-23 - 1.1 mm max height
PLASTIC SMALL OUTLINE
8X (1.05)
SYMM
(R0.05) TYP
8
1
8X (0.45)
SYMM
6X (0.65)
5
4
(2.6)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X
4222047/B 11/2015
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
7. Board assembly site may have different recommendations for stencil design.
www.ti.com
PACKAGE OUTLINE
X2QFN - 0.4 mm max height
PLASTIC QUAD FLAT PACK- NO LEAD
RUC0014A
A
2.1
1.9
B
2.1
1.9
PIN 1 INDEX AREA
0.4 MAX
C
SEATING PLANE
0.08 C
0.05
0.00
(0.15) TYP
2X 0.4
6
7
8X 0.4
5
8
SYMM
1.6
12
1
0.25
0.15
14
13
14X
0.5
PIN 1 ID
SYMM
(45oX0.1)
0.1
C A B
C
14X
0.3
0.05
4220584/A 05/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
EXAMPLE BOARD LAYOUT
X2QFN - 0.4 mm max height
PLASTIC QUAD FLAT PACK- NO LEAD
RUC0014A
SYMM
14X (0.6)
14X (0.2)
8X (0.4)
SYMM
(1.6) (1.8)
(R0.05)
2X (0.4)
(1.8)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 23X
0.05 MAX
ALL AROUND
0.05 MIN
ALL AROUND
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
EXPOSED METAL
EXPOSED METAL
NON-SOLDER MASK
DEFINED
SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
4220584/A 05/2019
NOTES: (continued)
3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
www.ti.com
EXAMPLE STENCIL DESIGN
X2QFN - 0.4 mm max height
RUC0014A
PLASTIC QUAD FLAT PACK- NO LEAD
SYMM
14X (0.6)
14X (0.2)
8X (0.4)
SYMM
(1.6) (1.8)
(R0.05)
2X (0.4)
(1.8)
SOLDER PASTE EXAMPLE
BASED ON 0.100mm THICK STENCIL
SCALE: 23X
4220584/A 05/2019
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
PACKAGE OUTLINE
D0008A
SOIC - 1.75 mm max height
SCALE 2.800
SMALL OUTLINE INTEGRATED CIRCUIT
C
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A
PIN 1 ID AREA
6X .050
[1.27]
8
1
2X
.189-.197
[4.81-5.00]
NOTE 3
.150
[3.81]
4X (0 -15 )
4
5
8X .012-.020
[0.31-0.51]
B
.150-.157
[3.81-3.98]
NOTE 4
.069 MAX
[1.75]
.010 [0.25]
C A B
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
[0.11-0.25]
0 - 8
.016-.050
[0.41-1.27]
DETAIL A
TYPICAL
(.041)
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
SYMM
SEE
DETAILS
1
8
8X (.024)
[0.6]
SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
EXPOSED
METAL
EXPOSED
METAL
.0028 MAX
[0.07]
.0028 MIN
[0.07]
ALL AROUND
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
SYMM
1
8
8X (.024)
[0.6]
SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated
相关型号:
©2020 ICPDF网 联系我们和版权申明