LMH0030VS [TI]
具有视频和辅助数据 FIFO 及集成电缆驱动器的 SMPTE 292M/259M 数字视频串行器 | PAG | 64 | 0 to 70;
| 型号： | LMH0030VS |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 具有视频和辅助数据 FIFO 及集成电缆驱动器的 SMPTE 292M/259M 数字视频串行器 | PAG | 64 | 0 to 70 先进先出芯片 驱动 商用集成电路 驱动器 |
| 文件： | 总38页 (文件大小：500K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
LMH0030 SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs
and Integrated Cable Driver
Check for Samples: LMH0030
1
FEATURES
APPLICATIONS
2
•
SDTV/HDTV Serial Digital Video Standard
Compliant
•
SDTV/HDTV Parallel-to-Serial Digital Video
Interfaces for:
•
Supports 270 Mbps, 360 Mbps, 540 Mbps,
1.4835Gbps and 1.485 Gbps SDV Data Rates
with Auto-Detection
–
–
–
–
–
Video Cameras
VTRs
Telecines
•
•
•
Low Output Jitter: 125ps max, 85ps typical
Low Power: Typically 430mW
Digital Video Routers and Switchers
Digital Video Processing and Editing
Equipment
No External Serial Data Rate Setting or VCO
Filtering Components Required*
–
–
Video Test Pattern Generators and Digital
Video Test Equipment
•
•
•
•
•
Fast PLL Lock Time: < 150µs Typical at 1.485
Gbps
Video Signal Generators
Adjustable Depth Video FIFO for Timing
Alignment
DESCRIPTION
Built-in Self-Test (BIST) and Video Test Pattern
The LMH0030 SMPTE 292M/259M Digital Video
Serializer with Ancillary Data FIFO and Integrated
Cable Driver is a monolithic integrated circuit that
encodes, serializes and transmits bit-parallel digital
video data conforming to SMPTE 125M and 267M
standard definition, 10-bit wide component video and
SMPTE 260M, 274M, 295M and 296M high-definition,
20-bit wide component video standards. The
LMH0030 operates at SMPTE 259M serial data rates
of 270 Mbps, 360 Mbps, the SMPTE 344M serial data
rate of 540 Mbps, and the SMPTE 292M serial data
rates of 1483.5 and 1.485 Gbps. The serial data clock
frequency is internally generated and requires no
external frequency setting, trimming or filtering
components.
(1)
Generator (TPG)*
Automatic EDH/CRC Word and Flag
Generation and Insertion
On-Chip Ancillary Data FIFO and Insertion
Control Circuitry
•
•
Flexible Control and Configuration I/O Port
LVCMOS Compatible Data and Control Inputs
and Outputs
•
•
•
75Ω ECL-Compatible, Differential, Serial Cable-
Driver Outputs
3.3V I/O Power Supply and 2.5V Logic Power
Supply Operation
64-pin TQFP Package
(1) * Patent applications made or pending.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2013, Texas Instruments Incorporated
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
DESCRIPTION (CONTINUED)
The LMH0030 performs functions which include: parallel-to-serial data conversion, SMPTE standard data
encoding, NRZ to NRZI data format conversion, serial data clock generation and encoding with the serial data,
automatic video rate and format detection, ancillary data packet management and insertion, and serial data
output driving. The LMH0030 has circuitry for automatic EDH/CRC character and flag generation and insertion
per SMPTE RP-165 (standard definition) or SMPTE 292M (high definition). Optional LSB dithering is
implemented which prevents pathological pattern generation. Unique to the LMH0030 are its video and ancillary
data FIFOs. The video FIFO allows the video data to be delayed from 0 to 4 parallel data clock periods for video
timing purposes. The ancillary data port and on-chip FIFO and control circuitry store and insert ancillary flags,
data packets and checksums into the ancillary data space. The LMH0030 also has an exclusive built-in self-test
(BIST) and video test pattern generator (TPG) with SD and HD component video test patterns: reference black,
PLL and EQ pathologicals and color bars in 4:3 and 16:9 raster formats for NTSC and PAL standards*. The color
bar patterns feature optional bandwidth limiting coding in the chroma and luma transitions.
The LMH0030 has a unique multi-function I/O port for immediate access to control and configuration settings.
This port may be programmed to provide external access to control functions and indicators as inputs and
outputs. The designer can thus customize the LMH0030 to fit the desired application. At power-up or after a reset
command, the LMH0030 is auto-configured to a default operating condition. Separate power pins for the output
driver, PLL and the serializer improve power supply rejection, output jitter and noise performance.
The LMH0030's internal circuitry is powered from +2.5V and the I/O circuitry from a +3.3V supply. Power
dissipation is typically 430mW at 1.485 Gbps including two 75Ω AC-coupled and back-matched output loads. The
device is packaged in a 64-pin TQFP.
Typical Application
V
DD
SMPTE 292M
or 259M
Serial Data
75W
1%
SMPTE Video
Data Input
LMH0030
SD/HD Encoder/ Serializer/
Cable Driver
Parallel Ancilliary
Data Input
1mF
75W Coaxial Cable
1mF
LMH0034
Adaptive Cable
Equalizer
75W
1%
SMPTE Video
Data Output
LMH0031
SD/HD Decoder/
Deserializer
Parallel Ancilliary
Data Output
2
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
Block Diagram
RESET
RESET
CONTROL
INT.
RESET
BUILT-IN SELF-TEST
& TEST PATTERN GENERATOR
PCLK
PCLK
TRS &
FORMAT
DETECTOR
DV[19:10]
VIDEO
PCLK
INPUT DATA
DATA
FIFO
LATCH
DV[9:0]
VCLK
ANC /CTRL
ANCILLIARY
DATA FIFO
EDH / CRC
GENERATORS
AD[9:0]
PCLK
ACLK
CONFIGURATION
& CONTROL
REGISTERS
RD/WR
DITHERING
PCLK
SMPTE SCRAMBLER
NRZI CONVERTER
SERIALIZER
PCLK
SCLK
MULTI-FUNCTION I/O PORT
I/O[7:0]
RREFLVL
SDO
SYSTEM
MASTER
CONTROLLER
VCLK
PLL SYSTEM
PCLK
SCLK
SDO
RREFPRE
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Connection Diagram
16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
17
64 RESET
63 VCLK
V
SSD
DV10 18
DV11
19
62
61
60
59
58
57
V
V
V
DDPLLA
DV12 20
DV13 21
DV14 22
23
SSPLLA
DDZ
V
SSLS
SDO
V
DDIO
DV15 24
V
DDLS
LMH0030
DV16 25
DV17 26
DV18 27
DV19 28
56 SDO
55
54
53
52
51
V
V
SSSD
SSSD
R
REF
R
REF
LVL
29
V
SSIO
PRE
IO2 30
IO3 31
IO4 32
V
DDSD
50 ANC/CTRL
49 RD/WR
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
Figure 1. 64-Pin TQFP
See Package Number PAG0064A
4
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ABSOLUTE MAXIMUM RATINGS(1)(2)
It is anticipated that this device will not be offered in a military qualified version.
CMOS I/O Supply Voltage (VDDIO–VSSIO):
SDO Supply Voltage (VDDSD–VSSSD):
4.0V
4.0V
3.0V
3.0V
3.0V
Digital Logic Supply Voltage (VDDD–VSSD):
PLL Digital Supply Voltage (VDDPLL–VSSPLL):
PLL Analog Supply Voltage (VDDPLLA–VSSPLLA), (VDDZ −VSSD ) :
CMOS Input Voltage (Vi):
V
SSIO −0.15V to VDDIO
+0.15V
CMOS Output Voltage (Vo):
VSSIO −0.15V to VDDIO
+0.15V
CMOS Input Current (single input):
Vi = VSSIO −0.15V:
−5 mA
+5 mA
Vi = VDDIO +0.15V:
CMOS Output Source/Sink Current:
SDO Output Sink Current:
±10 mA
40 mA
Package Thermal Resistance
θJA @ 0 LFM Airflow
θJA @ 500 LFM Airflow
θJC
47°C/W
27°C/W
6.5°C/W
−65°C to +150°C
+150°C
Storage Temp. Range:
Junction Temperature:
Lead Temperature (Soldering 4 Sec):
ESD Rating (HBM):
+260°C
2 kV
ESD Rating (MM):
250V
(1) “Absolute Maximum Ratings” are those parameter values beyond which the life and operation of the device cannot be ensured. The
stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values.
The table of “Electrical Characteristics” specifies acceptable device operating conditions.
(2) If Military/Aerospace specified devices are required, please contact the TI Semiconductor Sales Office / Distributors for availability and
specifications.
RECOMMENDED OPERATING CONDITIONS
Symbol
VDDIO
VDDSD
VDDD
Parameter
Conditions
DDIO−VSSIO
DDSD−VSSSD
Reference
Min
Typ
Max
Units
CMOS I/O Supply Voltage
SDO Supply Voltage
V
V
3.150 3.300
3.150 3.300
2.375 2.500
2.375 2.500
2.375 2.500
3.450
3.450
2.625
2.625
2.625
V
V
V
V
V
Digital Logic Supply Voltage VDDD–VSSD
VDDPLL
VDDZ
PLL Supply Voltage
VDDPLL–VSSPLL
VDDZ–VSSD
Analog Supply Voltage
VIL
CMOS Input Voltage, Low
Level
VSSIO
V
V
VIH
TA
CMOS Input Voltage High
Level
VDDIO
+70
Operating Free Air
Temperature
0
°C
tJIT
Video Clock Jitter
VCLK
30
psP-P
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
DC ELECTRICAL CHARACTERISTICS
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified(1)(2)
.
Symbol
VIH
Parameter
Conditions
Reference
Min
2.0
Typ
Max
VDDIO
0.8
Units
V
Input Voltage High Level
Input Voltage Low Level
Input Current High Level
Input Current Low Level
All LVCMOS
Inputs
VIL
IIH
VSSIO
V
VIH = VDDIO
VIL = VSSIO
+90
+150
−20
µA
µA
IIL
−1
VOH
CMOS Output Voltage High IOH = −6.6 mA
Level
All LVCMOS
Outputs
2.4
VSSIO
720
2.7
VDDIO
V
V
VOL
CMOS Output Voltage Low
Level
IOL = +6.6 mA
VSSIO
+0.3
VSSIO
+0.5V
VSDO
Serial Driver Output Voltage Test Circuit, Test Loads
Shall Apply
SDO, SDO
800
880
mVP-P
IDD (3.3V) Power Supply Current, 3.3V VCLK = 27 MHz, NTSC color VDDIO, VDDSD
Supply, Total
Bar Pattern, Test Circuit,
Test Loads Shall Apply
48
65
mA
mA
mA
mA
IDD (3.3V) Power Supply Current, 3.3V VCLK = 74.25 MHz, NTSC
VDDIO, VDDSD
Supply, Total
color Bar Pattern, Test
Circuit, Test Loads Shall
Apply
66
66
85
90
85
IDD (2.5V) Power Supply Current, 2.5V VCLK = 27 MHz, NTSC color VDDD, VDDZ
,
,
Supply, Total
Bar Pattern, Test Circuit,
Test Loads Shall Apply
VDDPLL
IDD (2.5V) Power Supply Current, 2.5V VCLK = 74.25 MHz, NTSC
VDDD, VDDZ
VDDPLL
Supply, Total
color Bar Pattern, Test
Circuit, Test Loads Shall
Apply
110
(1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are referenced to
VSS = 0V.
(2) Typical values are stated for VDDIO = VDDSD = +3.3V, VDDD = VDDPLL = +2.5V and TA = +25°C.
AC ELECTRICAL CHARACTERISTICS
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified(1)
.
Symbol
fVCLK
Parameter
Conditions
Reference
VCLK
Min
27
Typ
Max
Units
Parallel Video Clock
Frequency
74.25
MHz
DCV
fACLK
DCA
Video Clock Duty Cycle
VCLK
ACLK
ACLK
45
50
55
%
Ancillary Clock Frequency
VCLK
MHz
Ancillary Clock Duty
Cycle
45
50
55
%
tr, tf
Input Clock and Data Rise 10%–90%
Time, Fall Time
VCLK, ACLK, DVN,
ADN
1.0
1.5
3.0
ns
BRSDO
tr, tf
Serial Data Rate
(2)(3)SDO, SDO
270
1,485
270
Mbps
ps
Rise Time, Fall Time
Rise Time, Fall Time
Output Overshoot
20%–80%,(3)
20%–80%,(2)
SDO, SDO
tr, tf
SDO, SDO
500
5
ps
(4)
SDO, SDO
%
(1) Typical values are stated for VDDIO = VDDSD = +3.3V, VDDD = VDDPLL = +2.5V and TA = +25°C.
(2) RL = 75Ω, AC-coupled @ 270 Mbps, RREFLVL = RREFPRE = 4.75 kΩ 1%, See Test Loads and Test Circuit.
(3) RL = 75Ω, AC-coupled @ 1,485 Mbps, RREFLVL = RREFPRE = 4.75 kΩ 1%, See Test Loads and Test Circuit.
(4) Specification is ensured by design.
6
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
AC ELECTRICAL CHARACTERISTICS (continued)
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified(1)
.
Symbol
Parameter
Conditions
(2) (5) (6) (7)
Reference
SDO, SDO
Min
Typ
Max
Units
tj
tj
Serial Output Jitter,
Intrinsic
270 Mbps
,
270
350
psP-P
(3) (5) (6) (7)
Serial Output Jitter,
Intrinsic
1,485 Mbps
,
SDO, SDO
85
125
psP-P
tLOCK
tLOCK
tS
Lock Time
See (2) (8) (9)(SD Rates)
See (3) (8)(9) (HD Rates)
15
15
ms
ms
ns
Lock Time
(4)
Setup Time, Video Data
Hold Time, Video Data
Timing Diagram,
DVN to VCLK
VCLK to DVN
ADN to ACLK
1.5
1.5
2.0
2.0
(4)
tH
Timing Diagram,
ns
(4)
tS
Setup Time, Anc. Data
Port
Timing Diagram,
1.5
1.5
2.0
2.0
ns
ns
(4)
tH
Hold Time, Anc. Data Port Timing Diagram,
ACLK to ADN
(5) Intrinsic timing jitter is measured in accordance with SMPTE RP 184-1996, SMPTE RP 192-1996 and the applicable serial data
transmission standard, SMPTE 259M-1997 or SMPTE 292M-1998. A color bar test pattern is used. The value of fSCLK is 270 MHz or
360 MHz for SMPTE 259M, 540MHz for SMPTE 344M, or 1485 MHz for SMPTE 292M serial data rates. See Timing Jitter Bandpass
section.
(6) Intrinsic jitter is defined in accordance with SMPTE RP 184-1996 as: jitter at an equipment output in the absence of input jitter. As
applied to this device, the input port is VCLK and the output port is SDO or SDO.
(7) Specification is ensured by characterization.
(8) Measured from rising-edge of first DVCLK cycle until Lock Detect output goes high (true). Lock time includes format detection time plus
PLL lock time.
(9) Average value measured between rising edges computed over at least one video field.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Test Loads
VDDSD
VDDIO
75W
1%
75W test eqpt.
(attenuation
0dB)
IOL
Hi-Z test eqpt. í 5kW
S1
(attenuation 0dB)
SDO
SDO
CMOS
outputs
CL
1.0mF
IOH
CL
S2
VDDSD
50W test eqpt.
(attenuation
5.5-30pF*
75W
1%
CL including probe and jig
capacitance, 3pF max.
3.5dB)
S1 - open, S2 - closed for VOH measurement
S1 - closed, S2 - open for VOL measurement
SDO
SDO
24.9W
1%
1.0mF
CL
* risetime
compensation
Timing Jitter Bandpass
0dB
slopes:
20dB/decade
Passband ripple
< ±1dB
Stopband rejection
>20dB
10Hz
Jitter Frequency
>1/10 fSCLK
8
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
Test Circuit
+3.3 Vdc
+2.5 Vdc
4.7 mF
0.1 mF
16V
(x4)
16, 37
1
62 60
51 57 23
(x4)
63
5
3
VCLK
IO0
IO1
4
DV0
2.5V
3.3V
Supply
Supply
6
30
31
32
33
34
35
36
38
39
40
41
42
44
45
46
47
48
56
58
53
52
DV1
4.7 mF
16V
IO2
0.1 mF
(x3)
7
DV2
IO3
(x3)
8
DV3
IO4
9
DV4
HD Chroma,
SD Luma &
Chroma
IO5
11
12
13
14
15
18
19
20
21
22
24
25
26
27
28
50
49
64
DV5
IO6
DV6
IO7
DV7
ACLK
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
SDO
SDO
DV8
Output loads omitted
for clarity.
DV9
DV10
DV11
DV12
DV13
DV14
DV15
DV16
DV17
DV18
DV19
LMH0030
HD Luma
+3.3V
75W
1%
1.0 mF
ANC/CTRL
RD/WR
R
LVL
REF
R
PRE
REF
+3.3V
2.5V
Supply
RESET
3.3V
Supply
75W
1%
1.0 mF
10, 17, 43
2
61 54, 55
29
59
4.75k
1%
4.75k
1%
0 Vdc
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Timing Diagram
90%
90%
tr, tf
10%
VCLK
(ACLK)
50%
10%
tH
tS
90%
DV[19:0]
(AD[9:0])
tr, tf
10%
DEVICE OPERATION
The LMH0030 SDTV/HDTV Serializer is used in digital video signal origination equipment: cameras, video tape
recorders, telecines and video test and other equipment. It converts parallel SDTV or HDTV component digital
video signals into serial format. Logic levels within this equipment are normally produced by LVCMOS logic
devices. The encoder produces serial digital video (SDV) signals conforming to SMPTE 259M, SMPTE 344M, or
SMPTE 292M. The LMH0030 operates at parallel data rates of 27.0 MHz, 36.0 MHz, 54.0 MHz, 74.176MHz and
74.25 MHz. Corresponding serial data rates are 270 Mbps, 360 Mbps, 540 Mbps, 1.4835 Gbps and 1.485 Gbps.
VIDEO DATA PATH
The input data register accepts 10-bit standard definition or 20-bit high definition parallel data and associated
parallel clock signals having LVCMOS-compatible levels. All parallel video data inputs, DV[19:0], have internal
pull-down devices. VCLK does not have an internal pull-down device. Parallel video data may conform to any of
several SMPTE standards: 125M, 267M, 260M, 274M, 295M or 296M. Some segmented frame formats are not
supported. For HDTV data, the upper 10 bits of the DV input are luminance (luma) information and the lower 10
bits are color difference (chrominance or chroma) information. For SDTV data, the lower order 10 bits contain
both luma and chroma information. Output from this register feeds the video FIFO, video format detection circuit,
TRS character detector, SMPTE scrambler, EDH/CRC generators, serializer/NRZI converter and the device
control system.
Data from the input data register passes into a 4-register deep video FIFO prior to encoding and other
processing. The depth of this FIFO is set by the VIDEO FIFO Depth[2:0] bits of the ANC 0 control register.
The video format detector automatically determines the raster characteristics (video data format) of the parallel
input data and configures the LMH0030 to properly handle the data. This assures that the data will be properly
formatted, that the correct data rate is selected and that ancillary data, line numbers (HD) and CRC/EDH data
are correctly inserted. Indication of the standard being processed is stored in the FORMAT[4:0] bits in the
FORMAT 1 control data register. This format data can be programmed for output on the multi-function I/O port.
The LMH0030 normally operates in an auto-format-detection mode. It may optionally be configured to process
only a single video format by writing the appropriate FORMAT SET[4:0] control data into the FORMAT 0 control
register. The default state of FORMAT SET[4:0] is 0000b. Also, the LMH0030 may be configured to handle only
the standard-definition data formats by setting the SD ONLY bit or only the high-definition data formats by setting
the HD ONLY bit in the FORMAT 0 control register. When both of these bits are reset the part automatically
selects the data rate.
The TRS character detector processes the timing reference signals which control raster framing. The TRS
detector supplies control signals to the system controller to identify the presence of the valid video data. The
system controller supplies necessary control signals to the EDH/CRC control block. TRS character LSB-clipping
as prescribed in ITU-R BT.601 is used. LSB-clipping causes all TRS characters with a value between 000h and
003h to be forced to 000h and all TRS characters with a value between 3FCh and 3FFh to be forced to 3FFh.
Clipping is done prior to scrambling and EDH/CRC character generation.
The LMH0030 incorporates circuitry for LSB dithering. The Dither Enable bit in the VIDEO INFO 0 register
when set enables dithering. The V Dither Enable bit in the VIDEO INFO 0 control register when set enables
dithering during the vertical blanking interval. The initial condition of Dither Enable and V Dither Enable is OFF.
10
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
The SMPTE scrambler accepts 10-bit standard definition or 20-bit high definition parallel video data and
encodes it using the polynomial X9 + X4 + 1 as specified in the respective standard: SMPTE 259M, SMPTE
344M, or SMPTE 292M. The data is then serialized and sent to the NRZ-to-NRZI converter before being output.
The transmission bit order is LSB-first.
The NRZ-to-NRZI converter accepts NRZ serial data from the SMPTE scrambler. The data is converted to NRZI
format using the polynomial (X + 1). The converter's output goes to the output cable driver amplifier.
ANCILLARY/CONTROL DATA PATH
The 10-bit, bi-directional Ancillary and Control Data Port performs two distinct functions in the LMH0030. First,
it is used to selectively load ancillary data into the Ancillary Data FIFO for insertion into the video data stream.
The utilization and flow of ancillary data within the device is managed by a system of control bits, masks and IDs
in the control data registers. Second, this port provides read/write access to contents of the configuration and
control registers.
Ancillary and control data are input via the 10-bit Ancillary/Control Data Port, AD[9:0]. The state of the RD/WR
control input determines whether data is read or written to the registers or written to the Ancillary Data FIFO. The
state of the ANC/CTRL control input selects which of the ancillary data or control data sub-systems is accessed
through the port.
The ACLK input controls data flow through the port. The operation and frequency of ACLK is independent of the
video data clock, VCLK. However, the frequency of ACLK must be less than or equal to VCLK. There is no low
frequency limit for ACLK when it is being used for control register access. When theANC/CTRL input is a logic-
high, ACLK affects only the ancillary data FIFO operation. When the ANC/CTRL input is a logic-low, ACLK
affects only the control register operation.
Inputs AD[9:0], RD/WR and ANC/CTRL have internal pull down devices. ACLK does not have an internal pull
down device.
CONTROL DATA READ FUNCTIONS
Control data is written to and read from the LMH0030 using the lower-order 8 bits AD[7:0] of the
Ancillary/Control Data Port. This control data initializes, monitors and controls operation of the LMH0030. The
upper two bits AD[9:8] of the port are handshaking signals with the device accessing the port. AD[9:8] must be
driven as 00b (0XXh, where XX are AD[7:0]) when either a control register read or write address is being written
to the port. AD[9:8] must be driven as 11b (3XXh, where XX are AD[7:0]) when control data is being written to
the port. When control data is being read from the port, the LMH0030 will output AD[9:8] as 10b (2XXh, where
XX are output data AD[7:0]) and may be ignored by the monitoring system.
NOTE
When power is first applied to the device or after it is reset, the Ancillary and Control
Data Port must be initialized to receive data. This is done by toggling ACLK three (3)
times.
Figure 2 shows the sequence of clock and control signals for reading control data from the ancillary/control data
port. The Control Data Read mode is entered by making the ANC/CTRL input low and the RD/WR input high.
Next, the 8-bit address of the control register set to be accessed is placed on port bits AD[7:0]. When a control
register read address is being written to the port, AD[9:8] must be driven as 00b (0XXh, where XX are AD[7:0]).
ACLK is then toggled. The address is captured on the rising edge of ACLK. Observe the port input hold timing
specification.
Data from the selected register is driven by the port within a few nanoseconds immediately following the rising
edge of ACLK. To avoid contention with the port, the address driver should be turned off or tri-stated
immediately after the address is clocked into the device. Data may be read by external devices at any time after
the removal of the address signal. Output data will be driven until the next rising edge of ACLK. When the host
system finishes reading the data, toggle ACLK again. This second clock resets the port from drive to receive
mode and readies the port for another access cycle. When control data is being read from the port, the LMH0030
will output AD[9:8] as 10b (2XXh, where XX are output data AD[7:0]) and may be ignored by the monitoring
system.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Example: Read the Full-field Flags via the AD port.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-high.
3. Present 001h to AD[9:0] as the register address.
4. Toggle ACLK.
5. Release the bus driving the AD port.
6. Read the data present on the AD port. The Full-field Flags are bits AD[4:0].
7. Toggle ACLK to release the AD port.
ACLK
RD / WR
ANC / CTRL
WRITE
DATA
READ
DATA
READ
DATA
AD[7:0]
AD[9:8]
ADDR
ADDR
ADDR
AD[9]
AD[8]
AD[9]
REC'D
AD[8]
AD[9]
AD[8]
AD[9:8]
DRIVEN
DRIVEN
DRIVEN
REC'D
DRIVEN
INTERNAL BUS WILL
RELEASE
EXTERNAL BUS MUST
RELEASE
Figure 2. Control Data Read Timing (2 read and 1 write cycle shown)
CONTROL DATA WRITE FUNCTIONS
Figure 3 shows the sequence of clock and control signals for writing control data to the ancillary/control data port.
The control data write mode is similar to the read mode. The control data write mode is started by making both
the ANC/CTRL input low and the RD/WR input low. Next, the 8-bit address of the control register set to be
accessed is placed on port bits AD[7:0]. When a control register write address is being written to the port,
AD[9:8] must be driven as 00b (0XXh, where XX are AD[7:0]). Toggle ACLK. The address is captured on the
rising edge of ACLK. Remove the address after clocking it into the device on or before the falling edge of ACLK.
Observe the port input hold timing specification.
Next, the control register data is placed on the AD[7:0] port. ACLK is again toggled. The data is written to the
selected register on the rising edge of ACLK. When control data is being written to the port, AD[9:8] must be
driven as 11b (3XXh, where XX are AD[7:0]). Remove the register data after clocking it into the device on or
before the falling edge of ACLK. Observe the port input hold timing specification.
Example: Setup (without enabling) the TPG Mode via the AD port using the 1125 line, 30 frame, 74.25MHz,
interlaced component (SMPTE 274M) color bars as test pattern. The TPG may be enabled after setup using the
Multi-function I/O port or by the control registers.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Dh to AD[9:0] as the Test 0 register address.
4. Toggle ACLK.
5. Present 327h to AD[9:0] as the register data.
6. Toggle ACLK.
12
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
ACLK
RD/WR
ANC/CTRL
WRITE
WRITE
DATA
WRITE
DATA
AD[7:0]
AD[9:8]
ADDR
ADDR
ADDR
DATA
AD[9]
AD[8]
AD[9:8]
DRIVEN
AD[9]
AD[8]
DRIVEN
Figure 3. Control Data Write Timing
ANCILLARY DATA FUNCTIONS
The LMH0030 can multiplex Ancillary Data into the serial component video data stream. The ancillary data
packet structure, formatting and control words are given in standard SMPTE 291M. The data may reside in
portions of the horizontal and vertical blanking intervals. The data can consist of different types of message
packets including audio data. The LMH0030 supports ancillary data in the HANC and VANC areas of standard
definition component video and in the chrominance channel (C’r/C’b) only for high-definition operation. As it
applies to embedded (multiplexed) audio data, this function follows the recommended practice for AES/EBU
default Level A data handling.
Figure 4 shows the sequence of clock, data and control signals for writing Ancillary Data to the port. In ancillary
data write mode, 10-bit ancillary data is written into the AD[9:0] port and subsequently into the ancillary data
FIFO. From the FIFO, the ancillary data can be inserted into the ancillary data areas in the serial video data
stream. Ancillary data may be written to the FIFO only when in the ancillary data mode. Ancillary data cannot be
read from the FIFO through the AD Port.
The process of loading ancillary data into the FIFO is done during the active video portion of the video line.
Occurrence of the active video line interval is indicated by the H-bit in the fourth word of the TRS sequence. The
H-bit is available on I/O Port bit-2.
The ancillary data write process begins by making the ANC/CTRL input high and the RD/WR input low. Next, the
data words are presented to the port in sequence as specified in SMPTE 291M beginning with the DID word.
Data presented to the port within the required setup and hold time parameters will be written into the FIFO on the
rising edge of ACLK. The user has the option of including a checksum in the ANC input data or of having the
LMH0030 calculate and append the checksum. The LMH0030 will append the Ancillary Data Flag to each packet
automatically before multiplexing with the video data.
The process of writing ancillary data to the FIFO is effectively a double-buffered write operation. Therefore, in
order to properly write the last word of the data packet, the CRC, whether supplied with the ANC data packet or
internally generated, to the FIFO, ACLK must be toggled two additional times after the last data word is clocked
into the port (or when the CRC is being generated internally and appended). In the case where multiple packets
are being loaded to the FIFO, the additional clocks are issued after the last word of the final packet is received
by the port.
Writing of ancillary data to the FIFO, packet handling and insertion into the video data stream are controlled by a
system of masking and control bits in the control registers. These and other ancillary data control functions such
as CHKSUM ATTACH IN are explained in detail later in this data sheet.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
ACLK
RD/WR
ANC/CTRL
WRITE
AD[9:0]
DATA
DATA
DATA
DATA
DATA
DATA
Figure 4. Ancillary Data Write Timing
MULTI-FUNCTION I/O PORT
The Multi-function I/O port can be configured to provide immediate access to many control and indicator
functions within the LMH0030 configuration and control registers. The individual pins comprising this port may be
assigned as input or output for selected bits in the control data registers. The multi-function I/O port is configured
by way of an 8x6-bit register bank, I/O pin 0 CONFIG through I/O pin 7 CONFIG. The pin configuration registers
contain codes which assign a control register bit to a particular I/O pin. Controls and indicators that are
accessible by the port and their corresponding selection addresses are given in the I/O Pin Configuration
Register Addresses, Table 6. Table 2 gives the control register bit assignments.
CAUTION
When writing data into the control registers via the multi-function I/O port, ACLK must
be toggled to register the data as shown in Figure 5. It is not necessary to toggle
ACLK when reading data from the multi-function I/O port.
Example: Program multi-function I/O port bit-0 as the SAV bit output.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Fh to AD[9:0] as the I/O PIN 0 CONFIG register address (see Table 3).
4. Toggle ACLK.
5. Present 30Dh to AD[9:0] as the register data (see Table 6).
6. Toggle ACLK.
ACLK
MULTIFUNCTION
I/O PORT BIT
Figure 5. I/O Port Data Write Timing
14
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
EDH/CRC SYSTEM
The LMH0030 has EDH and CRC character generation and insertion circuitry. The EDH system functions as
described in SMPTE Recommended Practice RP-165. The CRC system functions as specified in SMPTE 292M.
The EDH/CRC polynomial generators accept parallel data from the input register and generate the EDH and
CRC check words for insertion in the serial data. Incoming parallel data is checked for errors and the EDH flags
are updated automatically. EDH check words and status flags for SDTV data are generated using the polynomial
X16 + X12 + X6 + 1 per SMPTE RP165. EDH check words are inserted in the serial data stream at the correct
positions in the ancillary data space and formatted per SMPTE 291M. Generation and automatic insertion of the
EDH check words is controlled by EDH Force and EDH Enable bits in the control registers. After a reset, the
initial state of all EDH and CRC check characters is 00h.
The SMPTE 292M high definition video standard employs CRC (cyclic redundancy check codes) error checking
instead of EDH. The CRC consists of two 18-bit words generated using the polynomial X18 + X5 + X4 + 1 per
SMPTE 292M. One CRC is used for luminance and one for chrominance data. CRC data is inserted at the
required place in the video data according to SMPTE 292M. The CRCs appear in the data stream following the
EAV and line number characters.
EDH and CRC errors are reported in the EDH0, EDH1, and EDH2 register sets of the configuration and control
registers.
PHASE-LOCKED LOOP SYSTEM
The phase-locked loop (PLL) system generates the output serial data clock at 10x (standard definition) or 20x
(high definition) the parallel data clock frequency. This system consists of a VCO, dividers, phase-frequency
detector and internal loop filter. The VCO free-running frequency is internally set. The parallel data clock VCLK is
the reference for the PLL. The PLL automatically generates the appropriate frequency for the serial clock rate.
Loop filtering is internal to the LMH0030. The VCO has separate analog and digital power supply feeds: VDDPLLA
pin 62, VSSPLLA pin 61, VDDPLLD pin 1, and VSSPLLD pin 2. These may be separately supplied power via external
low-pass filters, if desired. PLL acquisition time is less than 200µs @ 1485 Mbps. The VCO halts when the VCLK
signal is not present or is inactive.
A LOCK DETECT indicator function is available as a bit in the VIDEO INFO 0 control registers. LOCK DETECT
is a logic-1 when the PLL is locked and a valid format has been detected. It can be assigned as an output on the
multifunction I/O port. By default LOCK DETECT is assigned as I/O Port bit 4 after power-on or reset . This
function also includes logic to check the stability of the device after the digital logic reset is released following
PLL lock. If the system is not fully stable, the logic is automatically reset. LOCK DETECT also combines the
function of indicating that the LMH0030 has detected the video format being received. This format detect function
involves determination of the major raster parameters such as line length, number of video lines in a frame, and
so forth. This is done so that information like line numbering can be correctly inserted. The PLL itself will have
locked in 200 microseconds (HD rates) or less. However, resolution of all raster parameters may take the
majority of a frame.
SERIAL DATA OUTPUT DRIVER
The serial data outputs provide low-skew complimentary or differential signals. The output buffer is a current-
mode design and is intended to drive AC-coupled and terminated, 75Ω coaxial cables. The driver automatically
adjusts its output slew rate depending upon the data rate being processed. Output levels are 800 mVP-P ±10%
into 75Ω AC-coupled loads. The 75Ω resistors connected to the SDO outputs function both as drain-load and
back-matching resistors. Series back-matching resistors are not used with this output type.
The serial output level is controlled by the value of RREFLVL and RREFPRE connected to pin 53 and pin 52,
respectively. The RREFLVL resistor sets the peak-to-peak level of the output signal to the required SMPTE
nominal level. The RREFPRE resistor sets the value of a pre-emphasis current which is active during the
transition times of the HD-rate output signal. The value of RREFLVL is normally 4.75 KΩ, ±1%. The value of
RREFPRE is normally 4.75 KΩ, ±1%. The voltage present at these pins is approximately +1.3Vdc. The transition
times of this output buffer design automatically adjust and are different for the HD and SD data rate conditions.
The output buffer is quiescent when the device is in an out-of-lock condition. The output will become active after
the PLL is locked and a valid format has been detected. Separate power feeds are provided for the serial output
driver: VSSSD, pins 54, 55, and 59; VDDSD, pin 51; and VDDLS, pin 57.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
CAUTION
This output buffer is not designed or specified for driving 50Ω or other impedance
loads.
NOTE
The SMPTE return loss specification is highly dependent on board design and can be
challenging to meet with the LMH0030's integrated cable driver. In order to meet the
SMPTE return loss specification, it is recommended to use an external cable driver such
as the LMH0002 HD/SD SDI cable driver on the output of the LMH0030.
POWER SUPPLIES, POWER-ON-RESET AND RESET INPUT
The LMH0030 requires two power supplies, 2.5V for the core logic functions and 3.3V for the I/O functions. The
supplies must be applied to the device in proper sequence. The 3.3V supply must be applied prior to or
coincident with the 2.5V supply. Application of the 2.5V supply must not precede the 3.3V supply. It is
recommended that the 3.3V supply be configured or designed so as to control application of the 2.5V supply in
order to satisfy this sequencing requirement.
The LMH0030 has an automatic, power-on-reset circuit. Reset initializes the device and clears TRS detection
circuitry, all latches, registers, counters and polynomial generators, sets the EDH/CRC characters to 00h and
disables the serial output. Table 1 lists the initial conditions of the configuration and control registers. An active-
HIGH-true, manual reset input is available at pin 64. The reset input has an internal pull-down device and may
be considered inactive when unconnected.
Important: When power is first applied to the device or following a reset, the Ancillary and Control Data Port
must be initialized to receive data. This is done by toggling ACLK three times.
TEST PATTERN GENERATOR (TPG) AND BUILT-IN SELF-TEST (BIST)
The LMH0030 includes a built-in test pattern generator (TPG). Four test pattern types are available for all data
rates, all HD and SD formats, NTSC and PAL standards, and 4x3 and 16x9 raster sizes. The test patterns are:
flat-field black, PLL pathological, equalizer (EQ) pathological and a 75%, 8-color vertical bar pattern. The
pathologicals follow the recommendations of SMPTE RP 178-1996 regarding the test data used. The color bar
pattern has optional bandwidth limiting coding in the chroma and luma data transitions between bars. The VPG
FILTER ENABLE bit in the VIDEO INFO 0 control register enables the color bar filter function. The default
condition of VPG FILTER ENABLE is OFF.
The TPG also functions as a built-in self-test (BIST) which can verify device functionality. The BIST function
performs a comprehensive go/no-go test of the device. The test may be run using any of the HD color bar test
patterns or one of two SD test patterns, either a 270 Mbps NTSC full-field color bar or a PAL PLL pathological,
as the test data pattern. Data is supplied internally in the input data register, processed through the device and
tested for errors using either the EDH system for SD or the CRC system for HD. A go/no-go indication is logged
in the Pass/Fail bit of the TEST 0 control register set. This bit may be assigned as an output on the multifunction
I/O port.
TPG and BIST operation is initiated by loading the code for the desired test pattern into the Test Pattern Select
[5:0] bits of the TEST 0 register. Table 5 gives the available test patterns and codes. (Recall also the
requirement to initialize the ancillary data port control logic by clocking ACLK at least three (3) complete cycles
before attempting to load the first register address). In the default power-on state, TPG Enable appears as bit 7
on the multi-function I/O port. The TPG is run by applying the appropriate frequency at the VCLK input for the
format and rate selected and then setting the TPG Enable input on the multi-function I/O port, or by setting the
TPG Enable bit in the TEST 0 register.
Important: If the TPG Enable input of the I/O port is in its default mapping and is not being used to enable the
TPG mode, attempting to enable TPG operation by setting bit 6 of the TEST 0 register will not cause the TPG to
operate. This is because the low logic level at the I/O port input pulldown overrides the high level being written to
the register. The result is the TPG does not run.
16
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
The Pass/Fail bit in the TEST 0 control register indicates the test status. If no errors have been detected, this bit
will be set to logic-1 approximately 2 field intervals after TPG Enable is set. If errors have been detected in the
internal circuitry of the LMH0030, Pass/Fail will remain reset to a logic-0. The TPG or BIST is halted by resetting
TPG Enable. The serial output data is present at the SDO outputs during TPG or BIST operation.
CAUTION
When attempting to use the TPG or BIST immediately after applying power or resetting
the device, the TPG defaults to the 270 Mbps SD rate and expects a VCLK clock
frequency of 27MHz as input. This is because the code for the test pattern in the TEST
0 register is set to 00h (525 line, 30 frame, 27MHz, NTSC 4x3 reference black).
Attempting to apply a VCLK frequency higher than the device expects, according to the
setting in the TEST 0 register, may result in the PLL locking up while attempting to
slew to its maximum possible frequency. This situation is not recoverable by the use of
the device RESET input. To recover from this condition, power must be removed and
re-applied to the device. Proper conditioning of the VCLK input, which does not have an
internal pull down device, is mandatory to prevent admission of noise or unwanted
signals at any time, especially during power-up or reset sequences. It is strongly
recommended that VCLK not be applied until device initialization and configuration is
completed.
Example: Enable the TPG Mode to use the NTSC 270 Mbps color bars as the BIST and TPG pattern. Enable
TPG operation using the I/O port.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Dh to AD[9:0] as the TEST 0 register address.
4. Toggle ACLK.
5. Present 303h to AD[9:0] as the register data (525 line, 30 frame, 27MHz, NTSC 4x3, color bars (SMPTE
125M)).
6. Toggle ACLK.
7. Set TPG ENABLE (I/O Port, bit 7) to a logic-high.
8. Toggle ACLK.
9. The PASS/FAIL indicator (I/O Port, bit 6) is monitored for the result of the test. Alternatively, the TEST 0
register may be read. Bit 7 is the Pass/Fail indicator bit.
CONFIGURATION AND CONTROL REGISTERS
The configuration and control registers store data which configures the operational modes of the LMH0030 or
which result from its operation. Many of these registers can be mapped to the multi-function I/O bus to make
them available as external I/O functions. These functions and initial values are summarized in Table 1 and
detailed in Table 2. The power-on default condition for the multi-function I/O port is indicated in Table 1 and
detailed in Table 6.
Table 1. Configuration and Control Data Register Summary
Assignable to
(1)
Register Function
Bits
Read or Write
Initial Condition
Notes
I/O Bus as
Output
No
EDH Error (SD)
Full-Field Flags
Active Picture Flags
ANC Flags
1
5
5
5
1
1
1
R
R
See(1)
Reset
Reset
Reset
OFF
R
No
R
No
EDH Force
R/W
R/W
R
Input
Input
Output
EDH Enable
ON
F/F Flag Error
Reset
(1) ON = logic-1, OFF = logic-0 (positive logic).
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Table 1. Configuration and Control Data Register Summary (continued)
Assignable to
I/O Bus as
(1)
Register Function
Bits
Read or Write
Initial Condition
Notes
A/P Flag Error
ANC Flag Error
1
1
1
R
R
Reset
Reset
OFF
Output
Output
Input
ANC Checksum
Force
R/W
ANC Checksum Error
FIFO Empty
1
1
R
Reset
Set
Output
Output
Output
Output
No
R
FIFO Full
1
R
Reset
Reset
000b
0000h
FFFFh
OFF
FIFO Overrun
Video FIFO Depth
ANC ID
1
R
3
R/W
R/W
R/W
R/W
R/W
R/W
R/W
16
16
1
No
ANC Mask
No
FIFO Flush Static
Chksum Attach In
FIFO Insert Enable
No
1
OFF
Input
Input
No
1
OFF
ANC Parity Mask
Disable
1
OFF
VANC
1
8
8
8
8
5
1
1
5
1
1
1
6
1
1
1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
OFF
00h
00h
00h
00h
OFF
OFF
OFF
No
No
Switch Point 0
Switch Point 1
Switch Point 2
Switch Point 3
Format Set
SD Only
No
No
No
No
No
HD Only
No
(2)
Format
Output
Output
Output
Output
Input
Input
Output
Output
Format [4]
See(2)
H
R
V
R
See(2)
See(2)
F
R
Test Pattern Select
TPG Enable
Pass/Fail
R/W
R/W
R
00000b
OFF
525/27 MHz/Black
(2)
See
See(2)
New Sync Position
(NSP)
R
SAV
1
1
1
1
1
1
1
1
1
1
R
Output
Output
Output
Input
Input
No
EAV
R
Lock Detect
R
See(2)
VPG Filter Enable
Dither_Enable
Vert. Dither Enable
Scrambler_ Enable
NRZI_Enable
LSB_Clipping
R/W
R/W
R/W
R/W
R/W
R/W
R/W
OFF
OFF
OFF
ON
No
ON
No
ON
No
SYNC_Detect_Enabl
e
ON
No
I/O Bus Pin Config.
48
R/W
See Table 6
No
(2) Connected to multifunction I/O port at power-on.
18
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
Bit 7
SNLS219G –JANUARY 2006–REVISED APRIL 2013
Table 2. Control Register Bit Assignments
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
EDH 0 (register address 01h)
EDH ERROR
EDH FORCE
(SD)
EDH ENABLE
reserved
F/F FLAGS(4)
F/F FLAGS(3)
F/F FLAGS(2)
F/F FLAGS(1)
F/F FLAGS(0)
EDH 1 (register address 02h)
reserved
reserved
A/P FLAGS(4) A/P FLAGS(3) A/P FLAGS(2) A/P FLAGS(1) A/P FLAGS(0)
EDH 2 (register address 03h)
F/F FLAG
ERROR
A/P FLAG
ERROR
ANC FLAG
ERROR
ANC
FLAGS(4)
ANC
FLAGS(2)
ANC
FLAGS(0)
ANC FLAGS(3)
ANC FLAGS(1)
ANC 0 (register address 04h)
VIDEO FIFO
DEPTH(2)
VIDEO FIFO
DEPTH(1)
VIDEO FIFO
DEPTH(0)
FIFO
OVERRUN
FIFO
EMPTY
FIFO
FULL
ANC CHECK-
SUM ERROR
ANC CHECK-
SUM FORCE
ANC 1 (register address 05h) DID
ANC ID(7) ANC ID(6)
ANC ID(5)
ANC ID(4)
ANC ID(3)
ANC ID(2)
ANC ID(1)
ANC ID(9)
ANC ID(0)
ANC ID(8)
ANC 2 (register address 06h) SDID/DBN
ANC ID(15) ANC ID(14) ANC ID(13)
ANC 3 (register address 07h) DID
ANC ID(12)
ANC ID(11)
ANC ID(10)
ANC MASK(7) ANC MASK(6) ANC MASK(5) ANC MASK(4) ANC MASK(3) ANC MASK(2) ANC MASK(1) ANC MASK(0)
ANC 4 (register address 08h) SDID/DBN
ANC
MASK(14)
ANC
MASK(12)
ANC
MASK(10)
ANC MASK(15)
ANC MASK(13)
reserved
ANC MASK(11)
ANC MASK(9) ANC MASK(8)
ANC 5 (register address 17h)
FIFO INSERT
ENABLE
CHSUM
ATTACH IN
FIFO FLUSH
STATIC
reserved
reserved
reserved
reserved
reserved
reserved
reserved
VANC
ANC 6 (register address 18h)
ANC PARITY
MASK
reserved reserved
reserved
SWITCH POINT 0 (register address 09h)
LINE(7) LINE(6) LINE(5)
SWITCH POINT 1 (register address 0Ah)
PROTECT(4) PROTECT(3) PROTECT(2)
SWITCH POINT 2 (register address 19h)
LINE(7) LINE(6) LINE(5)
SWITCH POINT 3 (register address 1Ah)
LINE(4)
PROTECT(1)
LINE(4)
LINE(3)
PROTECT(0)
LINE(3)
LINE(2)
LINE(10)
LINE(2)
LINE(1)
LINE(9)
LINE(1)
LINE(9)
LINE(0)
LINE(8)
LINE(0)
LINE(8)
PROTECT(4)
PROTECT(3)
PROTECT(2)
HD ONLY
H
PROTECT(1)
PROTECT(0)
LINE(10)
FORMAT 0 (register address 0Bh)
FORMAT
SET(4)
FORMAT
SET(3)
FORMAT
SET(2)
FORMAT
SET(1)
FORMAT
SET(0)
reserved
SD ONLY
FORMAT 1 (register address 0Ch)
F
V
FORMAT(4)
FORMAT(3)
FORMAT(2)
FORMAT(1)
FORMAT(0)
TEST 0 (register address 0Dh)
TEST
TEST
TEST
TEST
TEST
TEST
PASS/FAIL TPG ENABLE
PATTERN
SELECT(5)
PATTERN
SELECT(4)
PATTERN
SELECT(3)
PATTERN
SELECT(2)
PATTERN
SELECT(1)
PATTERN
SELECT(0)
VIDEO INFO 0 (register address 0Eh)
VERT.
DITHER
ENABLE
DITHER
ENABLE
VPG FILTER
ENABLE
LOCK
DETECT
EAV
SAV
NSP
reserved
MULTI-FUNCTION I/O BUS PIN CONFIGURATION
I/O PIN 0 CONFIG (register address 0Fh)
reserved
reserved
PIN 0 SEL[5]
PIN 0 SEL[4]
PIN 0 SEL[3]
PIN 0 SEL[2]
PIN 0 SEL[1]
PIN 0 SEL[0]
I/O PIN 1 CONFIG (register address 10h)
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Table 2. Control Register Bit Assignments (continued)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
reserved
reserved
PIN 1 SEL[5]
PIN 1 SEL[4]
PIN 1 SEL[3]
PIN 1 SEL[2]
PIN 1 SEL[1]
PIN 1 SEL[0]
I/O PIN 2 CONFIG (register address 11h)
reserved reserved PIN 2 SEL[5]
I/O PIN 3 CONFIG (register address 12h)
reserved reserved PIN 3 SEL[5]
I/O PIN 4 CONFIG (register address 13h)
reserved reserved PIN 4 SEL[5]
I/P PIN 5 CONFIG (register address 14h)
reserved reserved PIN 5 SEL[5]
I/O PIN 6 CONFIG (register address 15h)
reserved reserved PIN 6 SEL[5]
I/O PIN 7 CONFIG (register address 16h)
reserved reserved PIN 7 SEL[5]
TEST MODE 0 (register address 55h)
PIN 2 SEL[4]
PIN 3 SEL[4]
PIN 4 SEL[4]
PIN 5 SEL[4]
PIN 6 SEL[4]
PIN 7 SEL[4]
PIN 2 SEL[3]
PIN 3 SEL[3]
PIN 4 SEL[3]
PIN 5 SEL[3]
PIN 6 SEL[3]
PIN 7 SEL[3]
PIN 2 SEL[2]
PIN 3 SEL[2]
PIN 4 SEL[2]
PIN 5 SEL[2]
PIN 6 SEL[2]
PIN 7 SEL[2]
PIN 2 SEL[1]
PIN 3 SEL[1]
PIN 4 SEL[1]
PIN 5 SEL[1]
PIN 6 SEL[1]
PIN 7 SEL[1]
PIN 2 SEL[0]
PIN 3 SEL[0]
PIN 4 SEL[0]
PIN 5 SEL[0]
PIN 6 SEL[0]
PIN 7 SEL[0]
SYNC DETECT
ENABLE
LSB
CLIPPING
SCRAMBLER
ENABLE
reserved
reserved
reserved
NRZI ENABLE
reserved
Table 3. Control Register Addresses
Address
Decimal
Address
Hexadecimal
Register Name
EDH 0
1
01
02
03
04
05
06
07
08
17
18
09
0A
19
1A
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
55
EDH 1
EDH 2
ANC 0
ANC 1
ANC 2
ANC 3
ANC 4
ANC 5
ANC 6
2
3
4
5
6
7
8
23
24
9
SWITCH POINT 0
SWITCH POINT 1
SWITCH POINT 2
SWITCH POINT 3
FORMAT 0
10
25
26
11
12
13
14
15
16
17
18
19
20
21
22
85
FORMAT 1
TEST 0
VIDEO INFO 0
I/O PIN 0 CONFIG
I/O PIN 1 CONFIG
I/O PIN 2 CONFIG
I/O PIN 3 CONFIG
I/O PIN 4 CONFIG
I/O PIN 5 CONFIG
I/O PIN 6 CONFIG
I/O PIN 7 CONFIG
TEST MODE 0
20
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
EDH REGISTERS 0, 1 AND 2 (Addresses 01h through 03h)
Updated EDH packets may be inserted into the serial output data by setting the EDH Force bit in the control
registers. The EDH Force control bit causes the insertion of new EDH checkwords and flags into the serial
output regardless of the previous condition of EDH checkwords and flags in the input parallel data. This function
may be used in situations where video content has been editted thus making the previous EDH information
invalid. In the case of SMPTE 292M data, the CRC check characters are recalculated and inserted automatically
regardless of the presence of CRC characters in the parallel data. After the LMH0030 is reset, the initial state of
the CRC check characters is 00h.
The EDH Enable bit enables operation of the EDH generator function.
The EDH ERROR (SD) bit when set indicates that EDH error conditions are being reported in EDH ancillary data
packets present in the parallel input data. Details of the specific error conditions contained in the EDH packets
are reported via the full field, active picture and ancillary flag error bits and the specific flag bits in these registers.
The EDH flags F/F FLAGS[4:0] (full field), A/P FLAGS[4:0] (active picture) and ANC FLAGS[4:0] (ancillary
data) are defined in SMPTE RP 165. The EDH flags are stored in the control registers. The flags are updated
automatically when the EDH function is enabled and data is being received.
The status of EDH flag errors in incoming SD parallel data are reported in the ffFlagError, apFlagError and
ancFlagError bits. The ffFlagError, apFlagError and ancFlagError bits are the logical-OR of the corresponding
EDH and EDA flags of the EDH checkwords.
ANC REGISTER 0 (Address 04h)
The V FIFO Depth[2:0] bits control the depth of the video FIFO which follows the input data latches. The depth
can be set from 0 to 4 stages deep by writing the corresponding binary code into these bits. For example: to set
the Video FIFO depth at two registers, load 11010XXXXXb into the ANC 0 control register (where X represents
the other functional bits of this register). To retain other data previously stored in a register, read the register’s
contents and logically-OR this with the new data. Then write the composite data back into the register.
Flags for FIFO EMPTY, FIFO FULL and FIFO OVERRUN are available in the configuration and control register
set. These flags can also be assigned as inputs and outputs on the multi-function I/O port. The FIFO OVERRUN
flag indicates that an attempt to write data into a full FIFO has occurred.
The ANC Checksum Force bit, under certain conditions, enables the overwriting of ancillary data checksums
received in the parallel ancillary data. Calculation and insertion of new ancillary data checksums is controlled by
the ANC Checksum Force bit. If a checksum error is detected (calculated and received checksums do not
match) and the ANC Checksum Force bit is set, a new checksum will be inserted in the ancillary data replacing
the previous one. If a checksum error is detected and the ANC Checksum Force bit is not set, the checksum
mismatch is reported via the ANC Checksum Error bit.
Ancillary data checksums may be received in the incoming parallel ancillary data. Alternatively they may be
calculated and inserted automatically by the LMH0030. The CHKSUM ATTACH IN bit in the control registers
when set to a logic-1 indicates that the checksum is to be supplied in the incoming data. When the CHKSUM
ATTACH IN bit is set, checksums for incoming data are calculated and checked against received checksums.
Calculation and insertion of new ancillary data checksum is controlled by the ANC Checksum Force bit in the
configuration and control registers. If a checksum error is detected (calculated and received checksums do not
match) and the ANC Checksum Force bit is set, a new checksum will be inserted in the ancillary data replacing
the previous one. If a checksum error is detected and the ANC Checksum Force bit is not set, the checksum
mismatch is reported via the ANC CHECKSUM ERROR bit in the control registers.
The ANC Checksum Error bit indicates that the received ancillary data checksum did not agree with the
LMH0030's internally generated checksum. This bit is available as an output on the multifunction I/O port.
ANC REGISTERS 1 THROUGH 4 (Address 05h through 08h)
Admission of ancillary data packets into the FIFO can be controlled by the ANC MASK[15:0] and ANC ID[15:0]
bits in the control registers. The ANC ID[7:0] register can be set to a valid 8-bit Data Identification (DID) code
used for component ancillary data packet identification as specified in SMPTE 291M. Similarly, theANC ID[15:8]
register can be set to a valid 8-bit Secondary Data Identification (SDID) or Data Block Number (DBN) code. The
ANC MASK[7:0] is an 8-bit word that can be used to selectively control loading of packets with specific DIDs (or
DID ranges) into the FIFO. Similarly, the ANC MASK[15:8] is an 8-bit word that can be used to selectively
control loading of packets with specific SDID or DBNs (or SDID or DBN ranges).
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
When ANC MASK[7:0] or ANC MASK[15:8] is set to FFh, packets with any DID, SDID or DBN can be loaded
into the FIFO. When any bit or bits of ANC MASK[7:0] or ANC MASK[15:8] are set to a logic-1, the
corresponding bit or bits of ANC ID[7:0] or ANC ID[15:8], respectively are a don't-care when matching IDs of
incoming packets. When ANC MASK[7:0] or ANC MASK[15:8] is set to 00h, the DID, SDID or DBN of incoming
packets must match exactly, bit-for-bit, the setting of ANC ID[7:0] or ANC ID[15:8] in the control register for the
packets to be loaded into the FIFO. The initial value of ANC MASK[7:0] and ANC MASK[15:8] is FFh. The initial
value of ANC ID[7:0] and ANC ID[15:8] is 00h.
Bits 7 through 0 of Register ANC 1, ANC ID[7:0], and Register ANC3, ANC MASK[7:0], affect DID[7:0]. BIts 7
through 0 of Register ANC2, ANC ID[15:8], and Register ANC 4, ANC MASK[15:8], affect SDID[7:0] or
DBN[7:0].
ANC REGISTER 5 (Address 17h)
The FIFO INSERT ENABLE bit enables insertion of ancillary data stored in the FIFO into the serial data stream.
Data insertion is enabled when this bit is set to a logic-1. This bit can be used to delay automatic insertion of data
into the serial data stream.
Setting the FIFO FLUSH STAT bit to a logic-1 flushes the FIFO. Data may not be loaded into the FIFO during
FIFO FLUSH STAT execution. Similarly, FIFO FLUSH STAT may not be set when data is being input to the
FIFO. FIFO FLUSH STAT is automatically reset after this operation is complete. Execution of these FIFO
operations requires toggling of ACLK.
ANC REGISTER 6 (Addresses 18h)
The ANC PARITY MASK bit when set disables parity checking for the DATA ID (DID) and SECONDARY DATA
ID (SDID) or Data Block Number (DBN) in the ANC data packet. When reset, parity checking is enabled, and, if a
parity error occurs, the packet will not be loaded.
The VANC bit in the control registers, when set to a logic-1, enables insertion of ancillary data during the vertical
blanking interval.
SWITCH POINT REGISTERS 0 THROUGH 3 (Addresses 09h, 0Ah, 19h and 1Ah)
The Line[10:0] and Protect[4:0] bits define the vertical switching point line and number of protected lines
following the switching point line for fields 0 and 1 (or fields 1 and 2 as these are sometimes referred to) of high-
defination formats. The vertical switching point for component digital standard definition formats is defined in
SMPTE RP 168-1993. The vertical switching point for high-definition formats has the same basic definition.
However, since the vertical switching point lines are not necessarily standardized among the various high-
definition rasters, these registers provide a convenient means whereby the vertical switching point line and
subsequent protected lines may be specified by the user. The Switch Point registers do not operate for standard
definition formats.
The Line[10:0] bits of registers Switch Point 0 and 1 may be loaded with a line number ranging from 0 to 1023
which then specifies the switching point line for Field 0. The Protect[4:0] bits of register Switch Point 1
determine the number of lines from 0 to 15 after the vertical switching point line in which ancillary data may not
be inserted. LINE(0) is the LSB and LINE(10) is the MSB for the Line[10:0] bits. Similar ordering holds for the
Protect[4:0] bits.
The Line[10:0] and Protect[4:0] bits of registers Switch Point 2 and 3 perform the same function as explained
above for the vertical switching point line for Field 1.
FORMAT REGISTERS 0 (Addresses 0Bh)
The LMH0030 may be set to process a single video format by writing the appropriate data into the FORMAT 0
register. The Format Set[4:0] bits confine the LMH0030 to recognize and process only one of the fourteen
specified types of standard or high definition formats. When the LMH0030 is set to process a single format, it will
not recognize and therefore will not process other formats that it is capable of recognizing. The Format Set[4:0]
bits may not be used to confine device operation to a range of standards. For normal operating situations, it is
recommended that the LMH0030 be operated in automatic format detection mode, i.e. that the Format 0 register
be set to 00h.
22
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
The available formats and codes are detailed in Table 4. Generally speaking, the Format Set[4:0] codes indicate
or group the formats as follows: Format Set[4] is set for the HD formats and reset for the SD formats. Format
Set[3] when set indicates that PAL data is being processed. When reset NTSC data is being processed. Format
Set[2:0] correspond to one of the sub-standards given in the table. Note that the LMH0030 makes no distinction
in formats resulting from the processing of data at 74.25MHz or 74.176MHz.
The HD Only bit when set to a logic-1 locks the LMH0030 into the high definition data range and frequency. In
systems designed to handle only high definition signals, enabling HD Only reduces the time required for the
LMH0030 to establish frequency lock and determine the HD format being processed.
The SD Only bit when set to a logic-1 locks the LMH0030 into the standard definition data ranges and
frequencies. In systems designed to handle only standard definition signals, enabling SD Only reduces the time
required for the LMH0030 to establish frequency lock and determine the format being processed. When SD Only
and HD Only are set to logic-0, the device operates in SD/HD mode.
Table 4. Video Raster Format Parameters
Format
Code
[4,3,2,1,0]
Frame
Rate
Active
Samples
Format
Specification
Lines
Active Lines
Samples
00001
00010
00011
01001
01010
01011
10001
10010
10011
11001
11010
11100
11101
10100
SDTV, 54
SMPTE 344M
SMPTE 267M
SMPTE 125M
ITU-R BT 601.5
ITU-R BT 601.5
ITU-R BT 601.5
SMPTE 260M
SMPTE 274M
SMPTE 274M
SMPTE 274M
SMPTE 274M
SMPTE 295M
SMPTE 274M
SMPTE 296M
60I
60I
60I
50I
50I
50I
30I
30I
30P
25I
25P
25I
24P
60P
525
525
507/487
507/487
507/487
577
3432
2288
1716
3456
2304
1728
2200
2200
2200
2640
2640
2376
2750
1650
2880
1920
1440
2880
1920
1440
1920
1920
1920
1920
1920
1920
1920
1280
SDTV, 36
SDTV, 27
525
SDTV, 54
625
SDTV, 36
625
577
SDTV, 27
625
577
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
HDTV, 74.25
1125
1125
1125
1125
1125
1250
1125
750
1035
1080
1080
1080
1080
1080
1080
720
FORMAT REGISTER 1 (Address 0Ch)
The LMH0030 can automatically determine the format of the incoming parallel data. The result of this operation is
stored in the FORMAT 1 register. The Format[4:0] bits identify which of the many possible video data standards
that the LMH0030 can process is being received. These format codes follow the same arrangement as for the
Format Set[4:0] bits. These formats and codes are given in Table 4. Bit Format[4] when set indicates that HD
data is being processed. When reset, SD data is indicated. Format[3] when set indicates that PAL data is being
processed. When reset NTSC data is being processed. Format[2:0] correspond with one of the sub-standards
given in the table.
The H, V, and F bits register correspond to input TRS data bits 6, 7 and 8, respectively. The meaning and
function of this data is the same for both standard definition (SMPTE 125M) and high definition (SMPTE 292M
luminance and color difference) video data. Polarity is logic-1 equals HIGH-true. These bits are registered for the
duration of the applicable field.
TEST 0 REGISTER (Address 0Dh)
The Test Pattern Select bits determine which test pattern is output when the Test Pattern Generator (TPG)
mode or the Built-in Self-Test (BIST) mode is enabled. Table 5 gives the codes corresponding to the various test
patterns. All HD color bars test patterns are BIST data. Standard Definition BIST test patterns are: NTSC,
27MHz, 4x3 color Bars and PAL, 27MHz, 4x3 PLL Pathological.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
The TPG Enable bit when set to a logic-1 enables the Test Pattern Generator function and built-in self-test
(BIST). This bit is mapped to I/O port bit 7 in the default condition. Note that the input pulldown on the I/O port bit
has the effect of overriding the logic level of data being written into the register via the ancillary/Control Data
Port. In cases where it is desired to control the state of TPG Enable through the control register instead of the
multi-function I/O port, bit 7, the I/O port bit must be remapped to another bit in the control registers. Remapping
to a read-only function is recommended to avoid possible conflicting data being written into the remapped
location.
The Pass/Fail bit indicates the result of running the built-in self-test. This bit is a logic-1 for a pass condition. The
bit is mapped to I/O port bit 6 in the default condition.
VIDEO INFO 0 REGISTER (Address 0Eh)
The NSP (New Sync Position) bit indicates that a new or out-of-place TRS character has been detected in the
input data. This bit is set to a logic-1 and remains set for at least one horizontal line period or unless re-activated
by a subsequent new or out-of-place TRS. It is reset by an EAV TRS character.
The EAV (end of active video) and SAV (start of active video) bits track the occurrence of the corresponding
TRS characters.
Lock Detect is registered as a control signal and is a logic-1 when the PLL is locked and a valid format has been
detected. This bit may be programmed as an output on the multi-function I/O port. This bit is mapped to I/O port
bit 4 in the default condition. This function also includes logic to check the stability of the device after the digital
logic reset is released following PLL lock. If the system is not fully stable, the logic is automatically reset. LOCK
DETECT also combines the function of indicating that the LMH0030 has detected the video format being
received. This format detect function involves determination of the major raster parameters such as line length,
number of video lines in a frame, and so forth. This is done so that information like line numbering can be
correctly inserted. The PLL itself will have locked in about 50 microseconds (HD rates, 150 microseconds for SD)
or less; however, resolution of all raster parameters may take the majority of a frame.
The VPG Filter Enable bit when set enables operation of the Video Pattern Generator filter. Operation of this
filter causes the insertion of transition codes in the chroma and luma data of color bar test patterns where these
patterns change from one bar to the next. This filter reduces the magnitude of out-of-band frequency products
which can be produced by abrupt transitions in the chroma and luma data when fed to D-to-A converters and
picture monitors. The default condition of this bit is reset (off).
A method by which the occurrence of pathological data patterns can be prevented has been proposed for SD
formats. The LMH0030 implements this process for SD formats. The Dither Enable and Vertical Dither Enable
bits control operation of pseudo-random dithering applied to the two LSBs of the video data. Dithering is applied
to active video data when the Dither Enable bit is set. When the Vertical Dither Enable bit is set, dithering is
applied to that portion of the video line corresponding to active video for lines in the vertical blanking interval.
I/O PIN 0 THROUGH 7 CONFIGURATION REGISTERS (Addresses 0Fh through 16h)
The Multi-function I/O Bus Pin Configuration registers are used to map the bits of the multi-function I/O port to
selected bits of the Configuration and Control Registers. Table 6 details the available Configuration and Control
register bit functions that may be mapped to the port and their corresponding mapping addresses. Pin # SEL[5]
in each register indicates whether the port pin is input or output. The port pin will be an input when this bit is set
and an output when reset. Input-only functions may not be configured as outputs and vice versa. The remaining
lower-order five address bits distinguish the particular function.
Example: Program, via the AD port, I/O port bit 0 as output for the SAV bit in the control registers.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Fh to AD[9:0] as the I/O PIN 0 CONFIG register address (see Table 3).
4. Toggle ACLK.
5. Present 30Dh to AD[9:0] as the register data, the bit address of the SAV bit in the control registers (see
Table 6).
6. Toggle ACLK.
24
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
TEST MODE 0 REGISTER (Address 55h)
The four bits of this register are intended for use as test mode functions. They are not normal operating modes.
The bits may be set (enabled) or reset (disabled) by writing to the register. Reading this register sets (enables)
all bits to their default ON condition.
The Scrambler_Enable bit enables operation of the SMPTE scrambler function. This bit is normally ON.
The NRZI_Enable bit enables operation of the NRZ-to-NRZI conversion function. This bit is normally ON.
The LSB_Clipping bit enables operation of the LSB clipping function. This bit is normally ON.
The Sync_Detect_Enable bit enables operation of the TRS detector function. This bit is normally ON.
Table 5. Test Pattern Selection Codes(1)
Test Pattern
Select Word
Bits >
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1=HD
0=SD
1=Progressive
0=Interlaced
00=Black
01=PLL Path.
Video Raster
Standard
1=PAL
0=NTSC
10=EQ Path.
11=color Bars
1125 Line, 74.25 MHz, 30 Frame Interlaced Component (SMPTE 260M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
1125 Line, 74.25 MHz, 30 Frame Interlaced Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
1125 Line, 74.25 MHz, 25 Frame Interlaced Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
1125 Line, 74.25 MHz, 25 Frame Interlaced Component (SMPTE 295M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
1125 Line, 74.25 MHz, 30 Frame Progressive Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
1125 Line, 74.25 MHz, 25 Frame Progressive Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
(1) Note: SD BIST patterns are NTSC 4x3 color Bars and PAL 4x3 PLL Pathological. HD BIST patterns are color bars for each format.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Bit 0
Table 5. Test Pattern Selection Codes(1) (continued)
Test Pattern
Select Word
Bits >
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
1125 Line, 74.25 MHz, 24 Frame Progressive Component (SMPTE 274M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
750 Line, 74.25 MHz, 60 Frame Progressive Component (SMPTE 296M)
Ref. Black
PLL Path.
EQ Path.
color Bars
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
525 Line, 30 Frame, 27 MHz, NTSC 4x3 (SMPTE 125M)
Ref. Black
PLL Path.
EQ Path.
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
color Bars (SD
BIST)
625 Line, 25 Frame, 27 MHz, PAL 4x3 (ITU-T BT.601)
Ref. Black
0
0
1
1
0
0
0
0
0
0
0
1
PLL Path. (SD
BIST)
EQ Path.
0
0
1
1
0
0
0
0
1
1
0
1
color Bars
525 Line, 30 Frame, 36 MHz, NTSC 16x9 (SMPTE 125M)
Ref. Black
PLL Path.
EQ Path.
color Bars
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
625 Line, 25 Frame, 36 MHz, PAL 16x9 (ITU-T BT.601)
Ref. Black
PLL Path.
EQ Path.
color Bars
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
525 Line, 30 Frame, 54 MHz (NTSC)
Ref. Black
PLL Path.
EQ Path.
color Bars
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
625 Line, 25 Frame, 54 MHz (PAL)
Ref. Black
PLL Path.
EQ Path.
color Bars
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
26
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
Register Bit
SNLS219G –JANUARY 2006–REVISED APRIL 2013
Table 6. I/O Configuration Register Addresses for Control Register Functions
Bit Address Pin # SEL [n]
Power-On
Status
I/P or O/P
[5]
0
[4]
0
[3]
0
[2]
0
[1]
0
[0]
0
reserved
FF Flag Error
AP Flag Error
0
0
0
0
0
1
Output
Output
Output
0
0
0
0
1
0
ANC Flag
Error
0
0
0
0
1
1
CRC Error
(SD/HD)
0
0
0
1
0
0
Output
I/O Port Bit 5
Addresses x05h through x0Ch are reserved.
SAV
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
0
0
1
1
1
1
0
0
0
1
1
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
EAV
NSP
F
I/O Port Bit 0
I/O Port Bit 1
I/O Port Bit 2
V
H
Format[0]
Format[1]
Format[2]
Format[3]
Format[4]
I/O Port Bit 3
(SD/HD)
FIFO Full
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
0
0
1
1
0
1
0
1
0
1
Output
Output
Output
Output
Output
Output
FIFO Empty
Lock Detect
Pass/Fail
I/O Port Bit 4
I/O Port Bit 6
FIFO Overrun
ANC Chksum
Error
EDH Force
1
1
0
0
0
0
0
0
0
0
0
1
Input
Input
Test Pattern
Select[0]
Test Pattern
Select[1]
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
1
0
1
0
1
0
Input
Input
Input
Input
Input
Test Pattern
Select[2]
Test Pattern
Select[3]
Test Pattern
Select[4]
Test Pattern
Select[5]
EDH Enable
TPG Enable
reserved
1
1
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
Input
Input
I/O Port Bit 7
Chksum
Attach In
Input
reserved
1
1
0
0
1
1
0
1
1
0
1
0
VPG Filter
Enable
Input
Input
Dither Enable
1
0
1
1
0
1
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
Table 6. I/O Configuration Register Addresses for Control Register Functions (continued)
Bit Address Pin # SEL [n]
Power-On
Status
Register Bit
I/P or O/P
[5]
[4]
[3]
[2]
[1]
[0]
FIFO Insert
Enable
1
0
1
1
1
1
Input
28
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
PIN DESCRIPTIONS(1)
Pin
1
Name
Description
VDDPLLD
VSSPLLD
IO0
Positive Power Supply Input (2.5V supply, PLL Logic)
Negative Power Supply Input (2.5V supply, PLL Logic)
Multi-Function I/O Port
2
3
4
IO1
Multi-Function I/O Port
5
DV0
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Negative Power Supply Input (2.5V supply, Digital Logic)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Parallel Video Input (HD=Chroma, SD=Luma & Chroma)
Positive Power Supply Input (2.5V supply, Digital Logic)
Negative Power Supply Input (2.5V supply, Digital Logic)
Parallel Video Input (HD=Luma)
6
DV1
7
DV2
8
DV3
9
DV4
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
VSSD
DV5
DV6
DV7
DV8
DV9
VDDD
VSSD
DV10
DV11
DV12
DV13
DV14
VDDIO
DV15
DV16
DV17
DV18
DV19
VSSIO
IO2
Parallel Video Input (HD=Luma)
Parallel Video Input (HD=Luma)
Parallel Video Input (HD=Luma)
Parallel Video Input (HD=Luma)
Positive Power Supply Input (3.3V supply, I/O)
Parallel Video Input (HD=Luma)
Parallel Video Input (HD=Luma)
Parallel Video Input (HD=Luma)
Parallel Video Input (HD=Luma)
Parallel Video Input (HD=Luma)
Negative Power Supply Input (3.3V supply, I/O)
Multi-Function I/O Port
IO3
Multi-Function I/O Port
IO4
Multi-Function I/O Port
IO5
Multi-Function I/O Port
IO6
Multi-Function I/O Port
IO7
Multi-Function I/O Port
ACLK
VDDD
AD0
Ancillary/Control Clock Input
Positive Power Supply Input (2.5V supply, Digital Logic)
Ancillary/Control Data I/O Port
AD1
Ancillary/Control Data I/O Port
AD2
Ancillary/Control Data I/O Port
AD3
Ancillary/Control Data I/O Port
AD4
Ancillary/Control Data I/O Port
VSSD
AD5
Negative Power Supply Input (2.5V supply, Digital Logic)
Ancillary/Control Data I/O Port
AD6
Ancillary/Control Data I/O Port
AD7
Ancillary/Control Data I/O Port
(1) Note: All LVCMOS inputs except VCLK and ACLK have internal pull-down devices.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
PIN DESCRIPTIONS(1) (continued)
Pin
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Name
Description
AD8
Ancillary/Control Data I/O Port
AD9
Ancillary/Control Data I/O Port
RD/WR
ANC/CTRL
VDDSD
RREFPRE
RREFLVL
VSSSD
VSSSD
SDO
Ancillary/Control Data Port Read/Write Control Input
Ancillary/Control Data Port Function Control Input
Positive Power Supply Input (3.3V supply, Output Driver)
Output Preemphasis Reference Resistor (4.75 KΩ, 1% Nom.)
Output Level Reference Resistor (4.75 KΩ, 1% Nom.)
Negative Power Supply Input (3.3V supply, Output Driver)
Negative Power Supply Input (3.3V supply, Output Driver)
Serial Data True Output
VDDLS
Positive Power Supply Input (3.3V supply, Level Shift)
Serial Data Complement Output
SDO
VSSLS
Negative Power Supply Input (3.3V supply, Level Shift)
Positive Power Supply Input (2.5V supply, Serializer)
Negative Power Supply Input (2.5V supply, PLL Analog)
Positive Power Supply Input (2.5V supply, PLL Analog)
Video Data Clock Input
VDDZ
VSSPLLA
VDDPLLA
VCLK
Reset
Manual Reset Input (High True)
30
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
APPLICATION INFORMATION
Complete details for the SD130ASM evaluation PCB are available on TI’s WEB site. This circuit demonstrates
the capabilities of the LMH0030 and allows its evaluation in a native configuration. An assembled demonstration
board kit, part number SD130EVK, complete with operating instructions, drawing package and list of materials is
available. Contact the Interface Products Group or the Serial Digital Video and Interface Applications Group for
ordering information. Complete circuit board layouts, schematics and other information for the SD130EVK are
also available on TI's WEB site in the application information for this device. For latest product details and
availability information, please see: www.ti.com/appinfo/interface.
PCB LAYOUT AND POWER SYSTEM BYPASS RECOMMENDATIONS
Circuit board layout and stack-up for the LMH0030 should be designed to provide noise-free power to the device.
Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted
stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin
dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power
system which improves power supply filtering, especially at high frequencies, and makes the value and
placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic
and tantalum electrolytic types. RF capacitors may use values in the range 0.01 µF to 0.1 µF. Tantalum
capacitors may be in the range 2.2 µF to 10 µF. Voltage rating for tantalum capacitors should be at least 5X the
power supply voltage being used. It is recommended practice to use two vias at each power pin of the LMH0030
as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby
reducing interconnect inductance and extending the effective frequency range of the bypass components.
The outer layers of the PCB may be flooded with additional VSS (ground) plane. These planes will improve
shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally,
to be effective, these planes must be tied to the VSS power supply plane at frequent intervals with vias. Frequent
via placement also improves signal integrity on signal transmission lines by providing short paths for image
currents which reduces signal distortion. The planes should be pulled back from all transmission lines and
component mounting pads a distance equal to the width of the widest transmission line or the thickness of the
dielectric separating the transmission line from the internal power or ground plane(s) whichever is greater. Doing
so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at
component mounting pads.
The LMH0030 uses two power supply voltages, 2.5 and 3.3 volts. These supplies connect to the device through
seven sets of independent power input pins. The function and system supplied through these is given in the Pin
Description Table. The power supply voltages normally share a common 0 volt or ground return system. Either a
split plane or separate power planes can be used to supply the positive voltages to the device.
In especially noisy power supply environments, such as is often the case when using switching power supplies,
separate filtering may be used at the LMH0030's PLL analog, PLL digital and serial output driver power pins. The
LMH0030 was designed for this situation. The digital section, PLL and output driver power supply feeds are
independent. See the Pin Description Table and the Connection Diagram for details. Supply filtering may take the
form of L-section or pi-section, L-C filters in series with these VDD inputs. Such filters are available in a single
package from several manufacturers. Despite being independent feeds, all device power supplies should be
applied simultaneously as from a common source.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
31
Product Folder Links: LMH0030
LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013
www.ti.com
PROCESSING NON-SUPPORTED AND pSf RASTER FORMATS
The number and type of HD raster formats has proliferated greatly since the LMH0030 was designed. Though
not specifically capable of fully or automatically processing these new formats, the LMH0030 may still be capable
of serializing them. The user is encouraged to experiment with processing of these formats keeping in mind that
the LMH0030 has not been tested to handle raster formats other than those detailed in Table 4. Therefore, the
results from attempts to process non-supported formats is not ensured. The following guidelines concerning
device setup are provided to aid the user in configuring the LMH0030 to attempt limited processing of these other
raster formats. In general, the device is configured to defeat its format and TRS detection function and to limit
operation to a generic HD format type. (The user should consult Table 4 for guidance on the format groups
similar to the non-supported one to be processed). Since these newer formats are in the HD realm, the LMH0030
should be configured to operate in HD-ONLY mode by setting bit-5 of the FORMAT 0 register (address 0Bh).
Also, the device should be further configured by loading the FORMAT SET[4:0] bits of this register with a non-
specific HD sub-format code. The complete data word for this HD sub-format code with HD-ONLY bit set is 33Fh
(all 10 bits of AD[9:0]). Since this format differs from those in the table, the EAV/SAV indicators are disabled.
Without these indicators, line numbering and CRC insertion are disabled and ancillary data insertion will not
function. Pre-processing of the parallel data ahead of the LMH0030 will be required to insert CRC data and line
numbering.
Among the specialized formats are so-called progressive-segmented frame formats (pSf). Refer to SMPTE
274M-2003, Annex A. These formats are composed of the video lines of progressive scan rasters rearranged in
the manner of an interlaced raster. The even numbered lines are arranged to form Field 1 and the odd numbered
lines form Field 2. In other respects, the format is identical to the normal interlaced format. The LMH0030 can
serialize these pSf formats provided that the lines of the original progressive raster are first rearranged externally
to the LMH0030 before being presented to it for processing.
32
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030
LMH0030
www.ti.com
SNLS219G –JANUARY 2006–REVISED APRIL 2013
REVISION HISTORY
Changes from Revision F (April 2013) to Revision G
Page
•
Changed layout of National Data Sheet to TI format .......................................................................................................... 32
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
33
Product Folder Links: LMH0030
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
160
160
(1)
(2)
(3)
(4/5)
(6)
LMH0030VS
NRND
TQFP
TQFP
PAG
64
64
Non-RoHS
& Green
Call TI
Level-3-260C-168 HR
Level-3-260C-168 HR
0 to 70
0 to 70
L030
L030
LMH0030VS/NOPB
ACTIVE
PAG
RoHS & Green
SN
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Jan-2022
TRAY
Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal
Device
Package Package Pins SPQ Unit array
Max
matrix temperature
(°C)
L (mm)
W
K0
P1
CL
CW
Name
Type
(mm) (µm) (mm) (mm) (mm)
LMH0030VS
LMH0030VS
PAG
PAG
PAG
TQFP
TQFP
TQFP
64
64
64
160
160
160
8 X 20
8 X 20
8 X 20
150
150
150
322.6 135.9 7620 15.2
322.6 135.9 7620 15.2
322.6 135.9 7620 15.2
13.1
13.1
13.1
13
13
13
LMH0030VS/NOPB
Pack Materials-Page 1
MECHANICAL DATA
MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996
PAG (S-PQFP-G64)
PLASTIC QUAD FLATPACK
0,27
0,17
0,50
48
M
0,08
33
49
32
64
17
0,13 NOM
1
16
7,50 TYP
Gage Plane
10,20
SQ
9,80
0,25
12,20
SQ
0,05 MIN
11,80
0°–7°
1,05
0,95
0,75
0,45
Seating Plane
0,08
1,20 MAX
4040282/C 11/96
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated
相关型号：
LMH0030_0608
SMPTE 292M/259M Digital Video Serializer with Video and Ancillary Data FIFOs and Integrated Cable Driver
NSC
LMH0031
SMPTE 292M/259M Digital Video Deserializer Descrambler with Video and Ancillary Data FIFOs
NSC
LMH0031VS
SMPTE 292M/259M Digital Video Deserializer Descrambler with Video and Ancillary Data FIFOs
NSC
LMH0034MA/NOPB
IC TELECOM-LINE EQUALIZER, PDSO16, LEAD FREE, SOIC-16, Analog Transmission Interface
NSC
©2020 ICPDF网 联系我们和版权申明