LM96080_技术文档

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

LM96080 System Hardware Monitor with 2-Wire Serial Interface

Check for Samples: LM96080

1

FEATURES

DESCRIPTION

LM96080, compatible to LM80, is a hardware monitor

that contains a 10-bit delta-sigma ADC capable of

measuring 7 positive voltages and local temperature.

The LM96080 also measures the speed of two fans

and includes other hardware monitoring on an I²C®

interface. The LM96080 includes a sequencer that

performs WATCHDOG window comparisons of all

measured values and its interrupt outputs become

active when any values exceed the programmed

limits.

2

•

Local Temperature Sensing

7 Positive Voltage Inputs with 10-bit

Resolution

•

2 Programmable Fan Speed Monitoring Inputs

2.5 mV LSb and 2.56V Input Range

Chassis Intrusion Detector Input

WATCHDOG Comparison of All Monitored

Values

•

Separate Input to Show Status in Interrupt

Status Register of Additional External

Temperature Sensors Such as the LM26/27,

LM56/57, LM73, or LM75

I²C Serial Bus Interface Compatibility,

Supports Standard Mode, 100 kbits/s, and Fast

Mode, 400 kbits/s

The LM96080 is especially suited to interface to both

linear and digital temperature sensors. The 2.5 mV

LSb (least significant bit) and 2.56 volt input range is

ideal for accepting inputs from a linear sensor such

as the LM94022. The BTI is used as an input from

either digital or thermostat sensors such as LM73,

LM75, LM56, LM57, LM26, LM27, LM26LV, or other

LM96080.

•

Shutdown Mode to Minimize Power

Consumption

The LM96080 supports Standard Mode (Sm, 100

kbits/s) and Fast Mode (Fm, 400 kbits/s) I²C interface

modes of operation. LM96080 includes an analog

filter on the I²C digital control lines that allows

improved noise immunity and supports TIMEOUT

reset function on SDA and SCL that prevents I²C bus

lockup. Three I²C device address pins allow up to 8

parts on a single bus.

Programmable RST_OUT/OS Pin: RST_OUT

Provides a Reset Output; OS Provides an

Interrupt Output Activated by an

Overtemperature Shutdown Event

•

Software and Pin Compatible with the LM80

APPLICATIONS

The LM96080's 3.0V to 5.5V supply voltage range,

low supply current, and I²C interface make it ideal for

a wide range of applications. Operation is ensured

•

Communications Infrastructure

System Thermal and Hardware Monitoring for

Servers

over the temperature range of (−40)°C ≤ T_A

≤

+125°C. The LM96080 is available in a 24-pin

TSSOP package.

•

Electronic Test Equipment and

Instrumentation

Office Electronics

KEY SPECIFICATIONS

•

Total Unadjusted Error ±1 %FS (Max)

Differential Non-Linearity ±1 Lsb (Max)

Supply Voltage Range +3.0 V to +5.5 V

Supply Current (Operating) 0.370 mA Typ

Supply Current (Shutdown) 0.330 mA Typ

ADC Resolution 10 Bits

Temperature Resolution 0.5°C/0.0625°C

Temperature Accuracy ±3°C (Max)

1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Typical Application

LM96080

Positive

Voltage

IN0

IN1

IN2

IN3

IN4

IN5

IN6

10-bit

Sigma-Delta

ADC

Analog

Inputs

INT

Negative

Voltage

RST_OUT / OS

Interrupt

Masking

and

Interrupt

Control

Limit

Registers and

WATCHDOG

Comparators

Interrupt

Outputs

+

V

LM75

Temperature

Sensor

Temperature

Sensor

BTI

Chassis

Intrusion

Detector

GPI(CI)

INT_IN

Fan Speed

Counter

SDA

SCL

A0/NTEST_OUT

GPO

Serial Bus

Interface

Interface and Control

General Purpose Output

(Power Switch Bypass#)

A1

A2

Connection Diagram

A2

A1

24

23

22

21

20

19

18

17

16

15

14

13

1

2

INT_IN

SDA

SCL

A0/NTEST_OUT

3

FAN1

FAN2

BTI

IN0

4

IN1

5

IN2

6

LM96080

24-TSSOP

GPI (CI)

GND

V+

IN3

7

IN4

8

IN5

9

INT

IN6

10

11

12

GNDA

RST_OUT/OS

GPO

NTEST_IN/RESET_IN

2

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

PIN DESCRIPTIONS

Number

Name(s)

ESD

Structure

Type

Description

Interrupt Input Bar. This is an active low input that

propagates the INT_IN signal to the INT output of the

LM96080.

1

2

INT_IN

SDA

Digital Input

Digital I/O

Serial Bus Bidirectional Data. NMOS open-drain output.

3

SCL

Digital Input

Digital Inputs

Serial Bus Clock.

4-5

FAN1, FAN2

Fan tachometer inputs.

Board Temperature Interrupt driven by Overtemperature

Shutdown (O.S.) outputs of additional temperature sensors

such as LM75. This pin provides internal pull-up of 10 kΩ.

6

BTI

Digital Input

General Purpose Input pin. GPI can be used as an

additional active high interrupt input pin or as an active high

input from an external circuit which latches a Chassis

Intrusion event.

GPI (Chassis

Intrusion)

7

8

Digital I/O

GROUND

GND

V⁺

Internally connected to all of the digital circuitry.

+3.0V to +5.5V power. Bypass with the parallel combination

of 10 μF (electrolytic or tantalum) and 0.1 μF (ceramic)

bypass capacitors.

ESD

Clamp

9

POWER

Non-Maskable Interrupt (Active High, PMOS, open-drain) or

Interrupt Request (Active Low, NMOS, open-drain).

Whenever INT_IN, BTI, or GPI interrupts, this output pin

becomes active.

10

11

INT

Digital Output

General Purpose Output pin is an active low NMOS open

drain output intended to drive an external power PMOS for

software power control or can be utilized to control power

to a cooling fan.

GPO (Power

Switch

Bypass)

Submit Documentation Feedback

3

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

PIN DESCRIPTIONS (continued)

Number

Name(s)

ESD

Structure

Type

Description

An active-low input that enables NAND Tree board-level

connectivity testing. Whenever NAND Tree connectivity is

enabled, the LM96080 resets to its power on state.

NTEST_IN/

RESET_IN

12

Digital Input

This pin is an NMOS open drain output. RST_OUT

provides a master reset to devices connected to this line.

OS is dedicated to the temperature reading WATCHDOG.

RST_OUT/O

S

13

14

Digital Output

GROUND

Internally connected to all analog circuitry. The ground

reference for all analog inputs. This pin needs to be taken

to a low noise analog ground plane for optimum

performance.

GNDA

15-21

IN6-IN0

Analog Inputs

0V to 2.56V full scale range Analog Inputs.

A0/NTEST_O

UT

The lowest order bit of the Serial Bus Address. This pin

also functions as an output when doing a NAND Tree test.

22

Digital I/O

23-24

A1-A2

Digital Inputs

The two highest order bits of the Serial Bus Address.

4

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

Block Diagram

Value RAM

Watchdog

Upper Limit

Lower Limit

Upper Limit

Lower Limit

Upper Limit

Lower Limit

Upper Limit

Lower Limit

Upper Limit

Lower Limit

Upper Limit

Lower Limit

Upper Limit

Lower Limit

OS

IN0

Addr=20h

21

20

19

18

17

16

15

IN0

IN1

IN2

IN3

IN4

IN5

IN6

INT

10

IN1

Addr=21h

Sigma-

Delta

ADC and

MUX

Analog

Inputs

Interrupt

Outputs

IN2

Addr=22h

RST_OUT/

OS

13

IN3

Addr=23h

0V to

2.56V

Analog

Input

Temperature

Sensor

IN4

Addr=24h

IN5

Addr=25h

Range

Interrupt

Masking

and

Interrupt

Control

10-bit

2.5 mV

LSb

Interrupt

Status

Registers

IN6

Addr=26h

Hysteresis

Hot

Temperature

Addr=27h

Hysteresis

Upper Limit

4

Fan 1

Addr = 28h

Fan FAN1

Tach

Pulse

Fan Speed Counter

5

Upper Limit

Fan 2

Addr=29h

Inputs FAN2

1

7

INT_IN

GPI(CI)

BTI

6

LM96080

NTEST_IN/

Reset_IN

Digital

Inputs

and

12

11

INTERFACE and CONTROL

Outputs

GPO

3

2

22

A0/

23

A1

24

A2

SCL SDA

NTEST_OUT

Serial Bus Interface

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Submit Documentation Feedback

5

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Absolute Maximum Ratings^(1)(2)(3)

Supply Voltage (V⁺)

6.0V

Voltage on SCL, SDA, RST_OUT/OS, GPI (CI), GPO, NTEST_IN/RESET_IN, INT_IN, FAN1 and

FAN2

(−0.3)V to +6.0V

Voltage on Other Pins

(−0.3)V to (V⁺+ 0.3V) and ≤ 6.0V

(GND - GNDA)

±300 mV

±5 mA

Input Current at Any Pin⁽⁴⁾

Package Input Current⁽⁴⁾

Maximum Junction Temperature (T_Jmax)

±30 mA

150°C

ESD Susceptibility⁽⁵⁾

Human Body Model

Machine Model

3000V

300V

Charged Device Model

1000V

Storage Temperature

(−65)°C to +150°C

For soldering specifications, see http://www.ti.com/lit/SNOA549⁽⁶⁾

(1) All voltages are measured with respect to GND, unless otherwise specified

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for

which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the

Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may

degrade when the device is not operated under the listed test conditions.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and

specifications.

(4) When the input voltage (V_IN) at any pin exceeds the power supplies (V_IN< (GND or GNDA) or V_IN>V ⁺), the current at that pin should be

limited to 5 mA. The 30 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies

with an input current of 5 mA to six pins. Parasitic components and/or ESD protection circuitry are shown in the Pin Descriptions table.

(5) Human body model (HBM) is a charged 100 pF capacitor discharged into a 1.5 kΩ resistor. Machine model (MM), is a charged 200 pF

capacitor discharged directly into each pin. Charged Device Model (CDM) simulates a pin slowly acquiring charge (such as from a

device sliding down the feeder in an automated assembler) then rapidly being discharged.

(6) Reflow temperature profiles are different for packages containing lead (Pb) than for those that do not..

Operating Ratings⁽¹⁾⁽²⁾

Supply Voltage (V⁺)

+3.0V to +5.5V

Voltage on SCL, SDA, RST_OUT/OS, GPI (CI), GPO,

NTEST_IN/RESET_IN, INT_IN, FAN1 and FAN2

(−0.05)V to +5.5V

(−0.05)V to (V⁺+ 0.05)V and ≤ 5.5V

≤ 100 mV

Voltage on Other Pins

|GND − GNDA|

V_INVoltage Range

(−0.05)V to (V⁺+ 0.05)V

Temperature Range for Electrical Characteristics

(−40)°C ≤ T_A≤ +125°C

Operating Temperature Range

(−40)°C ≤ T_A≤ +125°C

(3)

Junction to Ambient Thermal Resistance (θ_JA

)

Package Number: PW

95°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for

which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the

Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may

degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND, unless otherwise specified

(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_Jmax, θ_JAand the ambient temperature,

T_A. The maximum allowable power dissipation at any temperature is P_D= (T_Jmax−T _A)/θ_JA

.

6

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

DC Electrical Characteristics

The following specifications apply for +3.0 V_DC≤ V⁺≤ +5.5 V_DC, IN0-IN6, R_S= 25Ω, unless otherwise specified. Boldface

limits apply for T_A= T_J= T_MINto T_MAX; all other limits T_A= T_J= 25°C.⁽¹⁾

Typical⁽²⁾

Limits⁽³⁾

Units

(Limits)

Symbol

Parameter

Conditions

POWER SUPPLY CHARACTERISTICS

V⁺

I⁺

Supply Voltage

Supply Current (Interface Inactive). (See SUPPLY Round robin conversion, V⁺=

+3.3

+5.0

+3.0

+5.5

V (min)

V(max)

0.430

0.580

mA (max)

CURRENT (I⁺) for the I⁺equation).

5.5V

Round robin conversion, V⁺=

3.8V

0.370

0.520

mA (max)

Shutdown mode, V⁺= 5.5V

Shutdown mode, V⁺= 3.8V

0.400

0.330

0.540

0.480

mA (max)

TEMPERATURE-to-DIGITAL CONVERTER CHARACTERISTICS

Temperature Error

(−40)°C ≤ T_A≤ +125°C

(−25)°C ≤ T_A≤ +100°C

±3

±2

°C (max)

Resolution

0.0625

°C (min)

ANALOG-to-DIGITAL CONVERTER CHARACTERISTICS

n

Resolution (10 bits with full-scale at 2.56V)

Total Unadjusted Error

2.5

mV

TUE

DNL

PSS

t_C

See⁽⁴⁾

See⁽⁵⁾

±1

% (max)

LSb (max)

% / V

Differential Non-Linearity

Power Supply Sensitivity

±0.05

728

Total Monitoring Cycle Time

See⁽⁶⁾

662

810

ms (min)

ms (max)

MULTIPLEXER/ADC INPUT CHARACTERISTICS

R_ON

I_ON

On Resistance

2

10

kΩ (max)

μA

Input Current (On Channel Leakage Current)

Off Channel Leakage Current

±0.005

I_OFF

μA

FAN RPM-to-DIGITAL CONVERTER

Fan RPM Error

(–40)°C ≤ T_A≤ +125°C

±10

% (max)

Internal Clock Frequency

22.5

20.2

24.8

kHz (min)

kHz (max)

FAN1 and FAN2 Nominal Input

RPM (See FAN INPUTS)

Divisor = 1, Fan Count = 153⁽⁷⁾

Divisor = 2, Fan Count = 153⁽⁷⁾

Divisor = 3, Fan Count = 153⁽⁷⁾

Divisor = 4, Fan Count = 153⁽⁷⁾

8800

4400

2200

1100

RPM

(max)

Full-scale Count

255

DIGITAL OUTPUTS: A0/NTEST_OUT, INT

V_OUT(1)Logical “1” Output Voltage

I_OUT= +5.0 mA at V⁺= +4.5V,

I_OUT= +3.0 mA at V⁺= +3.0V

2.4

0.4

V (min)

V (max)

V_OUT(0)Logical “0” Output Voltage

I_OUT= +5.0 mA at V⁺= +4.5V,

I_OUT= +3.0 mA at V⁺= +3.0V

(1) Each input and output is protected by an ESD structure to GND, as shown in the Pin Descriptions table. Input voltage magnitude up to

0.3V above V⁺or 0.3V below GND will not damage the LM96080. There are parasitic diodes that exist between some inputs and the

power supply rails. Errors in the ADC conversion can occur if these diodes are forward biased by more than 50 mV. As an example, if

V⁺is 4.50 V_DC, input voltage must be ≤ 4.55 V_DC, to ensure accurate conversions.

(2) Typicals are at T_J= T_A= 25°C and represent most likely parametric norm.

(3) Limits are specified to TI's AOQL (Average Outgoing Quality Level).

(4) TUE (Total Unadjusted Error) includes Offset, Gain and Linearity errors of the ADC.

(5) Limit is Specified by Design.

(6) Total Monitoring Cycle Time includes temperature conversion, 7 analog input voltage conversions and 2 tachometer readings. For more

information on the conversion rates, refer to the description of bit 0, register 07h in REGISTERS AND RAM.

(7) The total fan count is based on 2 pulses per revolution of the fan tachometer output.

Submit Documentation Feedback

7

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

DC Electrical Characteristics (continued)

The following specifications apply for +3.0 V_DC≤ V⁺≤ +5.5 V_DC, IN0-IN6, R_S= 25Ω, unless otherwise specified. Boldface

limits apply for T_A= T_J= T_MINto T_MAX; all other limits T_A= T_J= 25°C.⁽¹⁾

Typical⁽²⁾

Limits⁽³⁾

0.4

Units

(Limits)

Symbol

Parameter

Conditions

OPEN DRAIN OUTPUTS: GPO, RST_OUT / OS, GPI (CI)

V_OUT(0)Logical “0” Output Voltage

I_OUT= +5.0 mA at V⁺= +4.5V,

I_OUT= +3.0 mA at V⁺= +3.0V

V (min)

I_OH

High Level Output Current

V_OUT= V⁺

0.005

22.5

1

μA (max)

RST_OUT/OS, GPI (CI) Pulse Width

10

ms (min)

OPEN DRAIN SERIAL BUS OUTPUT: SDA

V_OUT(0)Logical “0” Output Voltage

I_OUT= +3.0 mA at V⁺= +3.0V

V_OUT= V⁺

0.4

1

V (min)

I_OH

High Level Output Current

0.005

μA (max)

DIGITAL INPUTS: A0/NTEST_Out, A1-A2, BTI, GPI (Chassis Intrusion), INT_IN, and NTEST_IN / Reset_IN

V_IN(1)

V_IN(0)

Logical “1” Input Voltage

Logical “0” Input Voltage

2.0

0.8

V (min)

V (max)

VHYST Hysteresis Voltage

V⁺= +3.3V

V⁺= +5.5V

0.23

0.33

V

SERIAL BUS INPUTS (SCL, SDA)

V_IN(1)

V_IN(0)

V_HYST

Logical “1” Input Voltage

Logical “0” Input Voltage

Hysteresis Voltage

0.7 × V⁺

0.3 × V⁺

V (min)

V (max)

V⁺= +3.3V

V⁺= +5.5V

0.67

1.45

V

FAN TACH PULSE INPUTS (FAN1, FAN2)

V_IN(1)

V_IN(0)

V_HYST

Logical “1” Input Voltage

Logical “0” Input Voltage

Hysteresis Voltage

0.7 × V⁺

0.3 × V⁺

V (min)

V (max)

V⁺= +3.3V

V⁺= +5.5V

0.35

0.5

V

ALL DIGITAL INPUTS Except for BTI

I_IN(1)

I_IN(0)

C_IN

Logical “1” Input Current

Logical “0” Input Current

Digital Input Capacitance

V_IN= V⁺

−0.005

0.005

20

−1

μA (min)

μA (max)

pF

V_IN= 0 V_DC

1

BTI Digital Input

I_IN(1)

I_IN(0)

C_IN

Logical “1” Input Current

V_IN= V⁺

V_IN= 0 V_DC, V⁺= +5.5 V

−1

1

−10

μA (min)

mA

Logical “0” Input Current

Digital Input Capacitance

2

20

pF

8

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

AC Electrical Characteristics

The following specifications apply for +3.0 V_DC≤ V⁺≤ +5.5 V_DC, unless otherwise specified. Boldface limits apply for T_A=

T_J= T_MINto T_MAX; all other limits T_A= T_J= 25°C.⁽¹⁾

Symbol

Parameter

Conditions

Typical⁽²⁾

Limits⁽³⁾

Units

(Limits)

SERIAL BUS TIMING CHARACTERISTICS

t₁

SCL (Clock) Period

2.5

100

μs (min)

μs (max)

t₂

t₃

t₄

t₅

Data In Setup Time to SCL High

100

0

ns (min)

Data Out Stable After SCL Low

SDA Low Setup Time to SCL Low (start)

SDA High Hold Time After SCL High (stop)

100

t_TIMEOUTSCL or SDA time low for I²C bus reset

25

35

ms (min)

ms (max)

t_RSDA

t_RSCL

Minimum NTEST_IN/Reset_IN rising edge to SDA falling edge

Minimum NTEST_IN/Reset_IN rising edge to SCL falling edge

2

μs

13

(1) Timing specifications are tested at the Serial Bus Input logic levels, V_IN(0)= 0.3 × V⁺for a falling edge and V_IN(1)= 0.7 × V⁺for a rising

edge when the SCL and SDA edge rates are similar.

(2) Typicals are at T_J= T_A= 25°C and represent most likely parametric norm.

(3) Reflow temperature profiles are different for packages containing lead (Pb) than for those that do not..

Figure 1. Serial Bus Timing Diagram

Submit Documentation Feedback

9

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Typical Performance Characteristics

The following specifications apply for +3.0 V_DC≤ V⁺≤ +5.5 V_DC, unless otherwise specified. Boldface limits apply for T_A=

T_J= T_MINto T_MAX; all other limits T_A= T_J= 25°C.⁽¹⁾

I⁺vs. V⁺

I⁺vs. V⁺(Voltage Conversion)

0.440

0.418

0.396

0.374

0.352

0.330

1.330

1.290

1.250

1.210

1.170

1.130

2.5

3.0

3.5

4.0

4.5

5.0

5.5

2.5

3.0

3.5

4.0

4.5

5.0

5.5

V+ (V)

Figure 2.

Figure 3.

I⁺vs. V⁺(Temperature Conversion)

I⁺vs. V⁺(Shutdown)

1.660

1.596

1.532

1.468

1.404

1.340

0.400

0.382

0.364

0.346

0.328

0.310

2.5

3.0

3.5

4.0

4.5

5.0

5.5

2.5

3.0

3.5

4.0

4.5

5.0

5.5

V+ (V)

Figure 4.

Figure 5.

TUE

Temperature Accuracy

0.800

0.600

0.040

0.018

0.400

0.200

-2.776E-16

-0.200

-0.400

-0.600

-0.800

-1.000

-1.200

-1.400

-1.600

-0.004

-0.026

-0.048

-0.070

0.0

220.0 440.0 660.0 880.0

1.1k

2.5

3.0

3.5

4.0

4.5

5.0

5.5

CODE

V+ (V)

Figure 6.

Figure 7.

(1) Timing specifications are tested at the Serial Bus Input logic levels, V_IN(0)= 0.3 × V⁺for a falling edge and V_IN(1)= 0.7 × V⁺for a rising

edge when the SCL and SDA edge rates are similar.

10

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

FUNCTIONAL DESCRIPTION

GENERAL DESCRIPTION

The LM96080 provides 7 analog inputs, a temperature sensor, a delta-sigma ADC (Analog-to-Digital Converter),

2 fan speed counters, WATCHDOG registers, and a variety of inputs and outputs on a single chip. A two wire

Serial Bus interface is also provided. The LM96080 can perform power supply, temperature and fan monitoring

for a variety of computer systems. The LM96080 is pin and software backwards compatible with the LM80.

The LM96080 continuously converts analog inputs to 10-bit resolution with a 2.5 mV LSb (Least Significant bit)

weighting, yielding input ranges of 0 to 2.56V. The Analog Inputs, IN0 - IN6, are intended to be connected to the

several power supplies present in a typical communications infrastructure system. Temperature can be converted

to a 9-bit or 12-bit two's complement word with resolutions of 0.5°C LSb or 0.0625°C LSb, respectively.

Fan inputs can be programmed to accept either fan failure indicator or tachometer signals. Fan failure signals

can be programmed to be either active high or active low. Fan inputs measure the period of tachometer pulses

from the the fans, providing a higher count for lower fan speeds. The fan inputs are digital inputs with transition

levels according to the Fan Tach Pulse Inputs in the Electrical Characteristics table. Full scale fan counts are 255

(8-bit counter), which represent a stopped or very slow fan. Nominal speeds, based on a count of 153, are

programmable from 1100 to 8800 RPM. Signal conditioning circuitry is included to accommodate slow rise and

fall times.

The LM96080 provides a number of internal registers. These include:

•

Configuration Register: Provides control and configuration.

Interrupt Status Registers: Two registers to provide status of each WATCHDOG limit or Interrupt event.

Interrupt Mask Registers: Allows masking of individual Interrupt sources, as well as separate masking for

each of both hardware Interrupt outputs.

•

Fan Divisor/RST_OUT/OS Registers: Bits 0-5 of this register contain the divisor bits for FAN1 and FAN2

inputs. Bits 6-7 control the function of the RST_OUT/OS output.

OS Configuration/Temperature Resolution Register: The configuration of the OS (Overtemperature

Shutdown) is controlled by the lower 3 bits of this register. Bit 3 enables 12-bit temperature conversions. Bits

4-7 reflect the lower four bits of the temperature reading for a 12-bit resolution.

•

Conversion Rate Register: Controls the conversion rate of the round robin cycle to either continuous or 728

ms.

Voltage/Temperature Channel Disable Register: Allows voltage inputs and the local temperature

conversion to be disabled.

Value RAM: The monitoring results: temperature, voltages, fan counts, and Fan Divisor/RST_OUT/OS

Register limits are all contained in the Value RAM. The Value RAM consists of a total of 32 bytes. The first 10

bytes are all of the results, the next 20 bytes are the Watchdog Register limits, and the last two bytes are at

the upper locations for Manufacturers ID and Device Stepping/Die Revision ID.

The LM96080 is compatible with Standard Mode (Sm, 100 kbits/s) and Fast Mode (Fm, 400 kbits/s) I²C interface

modes of operation. LM96080 includes an analog filter on the I²C digital control lines that allows improved noise

immunity and supports TIMEOUT reset function on SDA and SCL that prevents I²C bus lockup. Three address

pins, A0 - A2, allow up to 8 parts on a single bus.

When enabled, the LM96080 starts by cycling through each measurement in sequence, and it continuously loops

through the sequence based on the Conversion Rate Register (address 07h) setting. Each measured value is

compared to values stored in WATCHDOG, or Limit Registers (addresses 2Ah - 2Dh). When the measured value

violates the programmed limit, the LM96080 will set a corresponding Interrupt in the Interrupt Status Registers

(addresses 01h - 02h).

Two output Interrupt lines, INT and RST_OUT/OS, are available. INT is fully programmable with masking of each

Interrupt source, and masking of each output. RST_OUT/OS is dedicated to the temperature reading

WATCHDOG registers. In addition, the Fan Divisor register has control bits to enable or disable the hardware

Interrupts.

Additional digital inputs are provided for daisy chaining the Interrupt output pin, INT. This is done by connecting

multiple external temperature sensors (i.e. LM75 or LM73) to the BTI (Board Temperature Interrupt) input and/or

the GPI (Chassis Intrusion) input. The Chassis Intrusion input is designed to accept an active high signal from an

external circuit that latches, such as when the cover is removed from the computer.

Submit Documentation Feedback

11

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

INTERFACE

www.ti.com

Internal Registers of the LM96080

Table 1. The internal registers and their corresponding internal LM96080 address are as follows:

Register

LM96080 Internal

Address (Hex)

Power on Value

(Binary)

Notes

Configuration Register

00h

01h

02h

03h

04h

05h

0000 1000

0000 0000

0001 0100

Interrupt Status Register 1

Interrupt Status Register 2

Interrupt Mask Register 1

Interrupt Mask Register 2

Fan Divisor/RST_OUT/OS Register

FAN1 and FAN2 divisor = 2 (count of 153

= 4400 RPM)

OS/ Configuration/ Temperature Resolution

Register

06h

0000 0001

Conversion Rate Register

07h

08h

0000 0000

Voltage/Temperature Channel Disable

Register

Allows voltage monitoring inputs to be

disabled

Value RAM

20h - 29h

2Ah - 3Dh

3Eh

Indeterminate

0000 0001

Input and FAN readings

Limit Registers

Manufacturer's ID

3Fh

0000 1000

Stepping/Die Revision ID

Serial Bus Interface/Serial Bus Timings

1

9

1

9

SCL

SDA

R/W

A6 A5 A4 A3 A2 A1 A0

D7 D6 D5 D4 D3 D2 D1 D0

Ack

by

Slave

Ack

by

Slave

Stop by

Master

Start by

Master

Frame 1

Serial Bus Address Byte

from Master

Frame 2

Internal Address Register

Byte from Master

Figure 8. Internal Address Register Set Only

1

9

1

9

SCL

SDA

R/W

A6 A5 A4 A3 A2 A1 A0

D7 D6 D5 D4 D3 D2 D1 D0

Ack

by

Slave

Ack

by

Slave

Start by

Master

Frame 1

Serial Bus Address Byte

from Master

Frame 2

Internal Address Register

Byte from Master

1

9

SCL

(continued)

SDA

(continued)

D0

D7 D6 D5 D4 D3 D2 D1

Ack

by

Slave

Stop by

Master

Frame 3

Data Byte

Figure 9. Internal Address Register Set with Data Byte Write

12

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

1

9

1

9

SCL

SDA

A6 A5 A4 A3 A2 A1 A0 R/W

D7 D6 D5 D4 D3 D2 D1 D0

Ack

by

Slave

No Ack

by

Master

Stop

by

Master

Start by

Master

Frame 1

Serial Bus Address Byte

from Master

Frame 2

Data Byte from

Slave

Figure 10. Single Byte Read from Register with Preset Internal Address Register

1

9

1

9

1

9

SCL

SDA

A6 A5 A4 A3 A2 A1 A0 R/W

D15 D14 D13 D12 D11 D10 D9 D8

D7 D6 D5 D4 D3 D2 D1 D0

Ack

by

Slave

Ack

by

Master

No Ack Stop

Start by

Master

by

Master Master

Frame 1

Serial Bus Address Byte

from Master

Frame 2

Data Byte from

Slave

Frame 3

Data Byte from

Slave

Figure 11. Double Byte Read from Register with Preset Internal Address Register

1

9

1

9

SCL

SDA

D7 D6 D5 D4 D3 D2 D1 D0

R/W

A6 A5 A4 A3 A2 A1 A0

Ack

by

Slave

Ack

by

Slave

Start by

Master

Frame 1

Serial Bus Address Byte

from Master

Frame 2

Internal Address Register

Byte from Master

1

9

1

9

SCL

(continued)

SDA

(continued)

A6 A5 A4 A3 A2 A1 A0

Repeat

D7 D6 D5 D4 D3 D2 D1 D0

R/W

Ack

by

Slave

No Ack Stop

Start by

Master

by

Master Master

Frame 3

Serial Bus Address Byte

from Master

Frame 4

Data Byte from

Slave

Figure 12. Single Byte Read from Register with Internal Address Set using a Repeat Start

1

9

1

9

SCL

SDA

R/W

A6 A5 A4 A3 A2 A1 A0

D7 D6 D5 D4 D3 D2 D1 D0

Ack

by

Slave

Ack

by

Slave

Start by

Master

Frame 1

Serial Bus Address Byte

from Master

Frame 2

Internal Address Register

Byte from Master

1

9

1

9

1

9

SCL

(continued)

SDA

(continued)

A6 A5 A4 A3 A2 A1 A0

Repeat

D15 D14 D13 D12 D11 D10 D9 D8

D7 D6 D5 D4 D3 D2 D1 D0

R/W

Ack

by

Slave

Ack

by

Master

No Ack Stop

Start by

Master

by

Master Master

Frame 3

Serial Bus Address Byte

from Master

Frame 4

Data Byte from

Slave

Frame 5

Data Byte from

Slave

Figure 13. Double Byte Read from Register with Internal Address Set using a Repeat Start

The Serial Bus control lines include the SDA (serial data), SCL (serial clock), and A0-A2 (address) pins. The

LM96080 can only operate as a slave. The SCL line only controls the serial interface, all other clock functions

within LM96080 such as the ADC and fan counters are done with a separate asynchronous internal clock.

Submit Documentation Feedback

13

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

When using the Serial Bus Interface, a write will always consists of the LM96080 Serial Bus Interface Address

byte, followed by the Internal Address Register byte, then the data byte.

There are two cases for a read:

1. If the Internal Address Register is known to be at the desired Address, simply read the LM96080 with the

Serial Bus Interface Address byte, followed by the data byte read from the LM96080.

2. If the Internal Address Register value is unknown, write to the LM96080 with the Serial Bus Interface

Address byte, followed by the Internal Address Register byte. Then restart the Serial Communication with a

Read consisting of the Serial Bus Interface Address byte, followed by the data byte read from the LM96080.

The default power on Serial Bus address for the LM96080 is 0101(A2)(A1)(A0) binary, where A0-A2 are the

Serial Bus Address.

All of the combinations of communications supported by the LM96080 are depicted in the Serial Bus Interface

Timing Diagrams as shown in Figure 13.

USING THE LM96080

Power On

When power is first applied, the LM96080 performs a “power on reset” on several of its registers. The power on

condition of registers is shown in Table 1. Registers whose power on values are not shown have power on

conditions that are indeterminate (this includes the value RAM and WATCHDOG limits). In most applications,

usually the first action after power-on would be to write WATCHDOG limits into the Value RAM.

Resets

Configuration Register INITIALIZATION bit (address 00h, bit 7) accomplishes the same function as power on

reset. The Value RAM conversion results (addresses 20h - 29h) and Value RAM WATCHDOG limits (addresses

2Ah - 3Dh) are not reset and will be indeterminate immediately after power on. If the Value RAM contains valid

conversion results and/or Value RAM WATCHDOG limits have been previously set, they will not be affected by

the Configuration Register INITIALIZATION (except for addresses 3Eh and 3Fh). Power on reset or

Configuration Register INITIALIZATION bit clear or initialize the following registers (the initialized values are

shown in Table 1):

1. Configuration Register

2. Interrupt Status Register 1

3. Interrupt Status Register 2

4. Interrupt Mask Register 1

5. Interrupt Mask Register 2

6. Fan Divisor/RST_OUT/OS Register

7. OS Configuration/Temperature Resolution Register

8. Conversion Rate Register

9. Voltage/Temperature Channel Disable Register

10. Value RAM Registers (only addresses 3Eh and 3Fh)

Configuration Register INITIALIZATION is accomplished by setting bit 7 of the Configuration Register (address

00h) high. This bit automatically clears after being set.

The LM96080 can be reset to its “power on state” by taking NTEST_IN/Reset_IN pin low for at least 50 ns.

The time it takes for NTEST_IN/Reset_IN rising edge to SDA falling edge is at least t_RSDA, and for

NTEST_IN/Reset_IN rising edge to SCL falling edge is at least t_RSCL. Refer to the AC Electrical Characteristics

for more information on t_RSDAand t_RSCL

.

14

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

Using the Configuration Register

The Configuration Register (address 00h) provides control for the LM96080. At power on, the ADC is stopped

and INT_Clear (bit 3) is asserted, clearing the INT and RST_OUT/OS hardwire outputs. The Configuration

Register starts and stops the LM96080, enables and disables INT outputs, clears and sets GPI (CI) and GPO I/O

pins, initiates reset pulse on RST_OUT/OS pin, and provides the reset function described in the AC Electrical

Characteristics section.

Bit 0 of the Configuration Register, START, controls the monitoring loop of the LM96080. Setting bit 0 low stops

the LM96080 monitoring loop and puts the LM96080 in shutdown mode, reducing power consumption. Serial Bus

communication is possible with any register in the LM96080 although activity on these lines will increase

consumption current. Taking bit 0 high starts the monitoring loop, described in more detail subsequently.

Bit 1 of the Configuration Register, INT Enable, enables the INT Interrupt hardwire output when this bit is taken

high.

Bit 2 of the Configuration Register, INT Polarity Select, defines whether the INT pin is NMOS or PMOS open

drain.

Bit 3, INT_Clear, clears the INT output when taken high. The LM96080 monitoring function will stop until bit 3 is

taken low. The content of the Interrupt Status Registers (addresses 01h - 02h) will not be affected.

Bit 4, RESET, when taken high, will initiate a 10 ms RESET signal on the RST_OUT/OS output when OS Pin

Enable (address 05h, bit 6) = 0 and RST Enable (address 05h, bit 7) = 1.

When bit 5, Chassis Clear, is taken high, the GPI (Chassis Intrusion) pin is driven low for 10 ms.

Bit 6 of the configuration register, GPO, sets or clears the GPO output. This pin can be used in software power

control by activating an external power control MOSFET.

Starting Conversions

Start the monitoring function (Analog inputs, temperature, and fan speeds) in the LM96080 by writing to the

Configuration Register and setting INT_Clear (bit 3) low and Start (bit 0) high. The LM96080 then performs a

round-robin monitoring of all analog inputs, temperature, and fan speed inputs. The sequence of items being

monitored corresponds to locations in the Value RAM (except for the Temperature reading) as follows:

1. Temperature

2. IN0

3. IN1

4. IN2

5. IN3

6. IN4

7. IN5

8. IN6

9. Fan 1

10. Fan 2

Reading Conversion Results

The conversion results are available in the Value RAM (addresses 20h - 29h). Conversions can be read at any

time and will provide the result of the last conversion. If a conversion is in progress while a communication is

started, that conversion will be completed, and the internal register(s) will not be updated until the communication

is complete.

A typical sequence of events upon power on of the LM96080 would consist of:

1. Set WATCHDOG Limits

2. Set Interrupt Masks

3. Start the LM96080 monitoring process

Submit Documentation Feedback

15

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

ANALOG INPUTS

The 10-bit ADC has a 2.5 mV (2.56/2¹⁰) LSb , yielding a 0V to 2.5575V (2.56 - 1 LSb) input range. This is true for

all analog inputs. In most monitoring applications, these inputs would most often be connected to power supplies.

The 2.5, 3.3, ±5 and ±12 volt inputs should be attenuated with external resistors to any desired value within the

input range. Care should be taken not to exceed V⁺at any time.

A typical application, such as is shown in Figure 14, might select the input voltage divider to provide 1.9V at the

analog inputs of the LM96080. This is sufficiently high for good resolution of the voltage, yet leaves headroom for

upward excursions from the supply of about 25%. To simplify the process of resistor selection, set the value of

R2 first. Select a value for R2 or R4 between 10 kΩ and 100 kΩ. This is low enough to avoid errors due to input

leakage currents yet high enough to protect both the inputs under overdrive conditions as well as minimize

loading of the source. Then select R1 or R3 to provide a 1.9V input as show in Figure 14.

Figure 14. Input Examples. Resistor values shown in table provide approximately 1.9V at the analog

inputs.

Table 2. V_IN= 1.9V for Different R Values

Voltage Measure-

ments

R1 or R3

R2 or R4

Voltage

at

(V_S)

Analog Inputs

( ADC code 760)

+2.5V

+3.3V

+5.0V

+12V

−12V

−5V

23.7 kΩ

22.1 kΩ

24 kΩ

75 kΩ

30 kΩ

+1.9V

14.7 kΩ

30.1 kΩ

35.7 kΩ

16.2 kΩ

160 kΩ

36 kΩ

For positive input voltages, the equation for calculating R1 is as follows:

R1 = [ (V_S− V_IN) / V_IN] R2

(1)

(2)

For negative input voltages, the equation for calculating R3 is as follows:

R3 = [ (V_S− V_IN) / (V_IN− 5V)] R4

External resistors should be included to limit input currents to the values given in the ABSOLUTE MAXIMUM

RATINGS for Input Current At Any Pin. Inputs with the attenuator networks will usually meet these requirements.

If it is possible for inputs without attenuators to be turned on while LM96080 is powered off, additional resistors of

about 10 kΩ should be added in series with the inputs to limit the input current.

16

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

SUPPLY CURRENT (I⁺)

The measured supply current (I⁺) in the Electrical Characteristics are only for the round robin conversion and the

shutdown mode at a certain supply voltage. To calculate the supply current I⁺in the round robin mode at different

supply voltages, use the equation below.

I+ = (1293 x I⁺_TEMP) + (1116 x 7 x I⁺_VOLTAGE) + (253037 x I⁺

)

SHUTDOWN

262,142

(3)

The I⁺_TEMP, I⁺_VOLTAGE, and I⁺

Characteristics.

values can be obtained from the plots shown in Typical Performance

SHUTDOWN

LAYOUT AND GROUNDING

Analog inputs will provide best accuracy when referred to the AGND pin or a supply with low noise. A separate,

low-impedance ground plane for analog ground, which provides a ground point for the voltage dividers and

analog components, will provide best performance but is not mandatory. Analog components such as voltage

dividers should be located physically as close as possible to the LM96080.

The power supply bypass, a parallel combination of 10 μF (electrolytic or tantalum) and 0.1 μF (ceramic) bypass

capacitors connected between V⁺, pin 9, and ground, should also be located as close as possible to the

LM96080.

FAN INPUTS

Inputs are provided for signals from fans equipped with tachometer outputs. These are logic-level inputs set

according to the Fan Tach Pulse Inputs in the Electrical Characteristics table. Signal conditioning in the LM96080

accommodates the slow rise and fall times typical of fan tachometer outputs. The maximum input signal range is

0 to +5.5V. In the event these inputs are supplied from fan outputs which exceed 0 to +5.5V, either resistive

division or diode clamping must be included to keep inputs within an acceptable range. R2 is selected so that it

does not develop excessive error voltage due to input leakage. R1 is selected based on R2 to provide a

minimum input of 2V and a maximum of 5.5V. R1 should be as low as possible to provide the maximum possible

input up to 5.5V for best noise immunity. Alternatively, use a shunt reference or zener diode to clamp the input

level.

If fans can be powered while the power to the LM96080 is off, the LM96080 inputs must be protected to meet the

Absolute Maximum Ratings section. In most cases, open collector outputs with pull-up resistors inherently limit

this current. If this maximum current could be exceeded, either a larger pull up resistor should be used or

resistors connected in series with the fan inputs.

The Fan Inputs gate an internal 22.5 kHz oscillator for one period of the Fan signal into an 8-bit counter

(maximum count = 255). The default divisor is set to 2 (choices are 1, 2, 4, and 8) providing a nominal count of

153 for a 4400 RPM fan with two pulses per revolution. Typical practice is to consider 70% of normal RPM a fan

failure, at which point the count will be 219.

Determine the fan count according to:

(4)

For example, if the frequency of the tachometer were 150 Hz, the RPM would be 4,500 [RPM = (freq) × (60

seconds/min) / (2 pulses/revolution) ]. Since the default divisor is 2, the count would be 150 according to the

equation above.

Note that Fan 1 and Fan 2 Divisors are programmable via the Fan Divisor/RST_OUT/OS Register (address 05h).

FAN1 and FAN2 inputs can also be programmed to be level sensitive interrupt inputs.

Fans that provide only one pulse per revolution would require a divisor set twice as high as fans that provide two

pulses, thus maintaining a nominal fan count of 153. Therefore, the divisor should be set to 4 for a fan that

provides 1 pulse per revolution with a nominal RPM of 4400.

Submit Documentation Feedback

17

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Alternatives for Fan Inputs

Figure 15. Fan with Tach Pull-Up to +5V

Figure 16. Fan with Tach Pull-Up to +12V, or Totem-Pole Output and Resistor Attenuator

Figure 17. Fan with Tach Pull-Up to +12V and Diode Clamp

Figure 18. Fan with Strong Tach Pull-Up or Totem Pole Output and Diode Clamp

The table below shows example calculation for Count with different divisor and frequency. Counts are based on 2

pulses per revolution tachometer outputs.

RPM

Time per Revolution

Counts for “Divide by 2”

(Default) in Decimal

153 counts

Comments

4400

3080

2640

13.64 ms

19.48 ms

22.73 ms

Typical RPM

70% RPM

60% RPM

219 counts

255 counts

(maximum counts)

18

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

Mode Select

Nominal RPM

Time per Revolution

Counts for the

70% RPM

Time per Revolution

for 70% RPM

9.74 ms

Given Speed in Decimal

Divide by 1

Divide by 2

Divide by 4

Divide by 8

8800

4400

2200

1100

6.82 ms

13.64 ms

27.27 ms

54.54 ms

153

6160

3080

1540

770

19.48 ms

38.96 ms

77.92 ms

TEMPERATURE MEASUREMENT SYSTEM

The LM96080 delta-V_BEtype temperature sensor and sigma-delta ADC perform 9-bit or a 12-bit two's-

complement conversions of the temperature. An 8-bit digital comparator is also incorporated that compares the

readings to the user-programmable Hot and Overtemperature setpoints, and Hysteresis values.

(Non-Linear Scale for Clarity)

Figure 19. 9-bit Temperature-to-Digital Transfer Function

(Non-Linear Scale for Clarity)

Figure 20. 12-bit Temperature-to-Digital Transfer Function

Submit Documentation Feedback

19

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Temperature Data Format

Temperature data can be read from the Temperature Reading Register (address 27h). Temperature limits can be

read from and written to the Hot Temperature, Hot Temperature Hysteresis, OS Temperature, and OS

Temperature Hysteresis Limit Registers (addresses 38h - 3Bh). These limits are also referred to as T_hot, T_{hot hyst}

,

T_os, and T_{os hyst}respectively. Each limit is represented by an 8-bit, two's complement word with an LSb (Least

Significant Bit) equal to 1°C:

Temperature

Digital Output

Binary

Hex

7Dh

19h

01h

00h

FFh

E7h

C9h

+125°C

+25°C

+1.0°C

+0°C

0111 1101

0001 1001

0000 0001

0000 0000

1111 1111

1110 0111

1100 1001

−1.0°C

−25°C

−55°C

By default, Temperature Reading Register is represented by a 9-bit two's complement digital word with the LSb

having a resolution of 0.5°C:

Temperature

Digital Output

Binary

Hex

+125°C

+25°C

+1.5°C

+0°C

0 1111 1010

0 0011 0010

0 0000 0011

0 0000 0000

1 1111 1111

1 1100 1110

1 1001 0010

0 FAh

0 32h

0 03h

0 00h

1 FFh

1 CEh

1 92h

−0.5°C

−25°C

−55°C

Temperature Register data can also be represented by a 12-bit two's complement digital word with a LSb of

0.0625°C:

Temperature

Digital Output

Binary

Hex

+125°C

+25°C

0111 1101 0000

0001 1001 0000

0000 0001 0000

0000 0000 0001

0000 0000 0000

1111 1111 1111

1111 1111 0000

1110 0111 0000

1100 1001 0000

7 D0h

1 90h

0 10h

0 01h

0 00h

F FFh

F F0h

E 70h

C 90h

+1.0°C

+0.0625°C

0°C

(−0.0625)°C

(−1.0)°C

(−25)°C

(−55)°C

20

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

When using a single byte read, the 8 MSbs of the Temperature reading can be found at Value RAM (address

27h). The remainder of the Temperature reading can be found in the OS Configuration/Temperature Resolution

Register (address 06h), bits 4-7. In 9-bit format, bit 7 is the only valid bit. In addition, all 9 or 12 bits can be read

using a double byte read at register address 27h.

Temperature Interrupts

There are four Value RAM WATCHDOG limits for the Temperature reading that affect the INT and OS outputs of

the LM96080. They are: T_hot, T_{hot hyst}, T_os, and T_{os hyst}Limit Registers (addresses 38h - 3Bh). There are three

interrupt modes of operation: “Default Interrupt” mode, “One-Time Interrupt” mode, and “Comparator Mode”. The

OS output of the LM96080 can be programmed for “One-Time Interrupt” mode and “Comparator” mode. INT can

be programmed for “Default Interrupt” mode and “One-Time” Interrupt. These modes are explained below and

shown in Figure 21.

“Default Interrupt mode” operates in the following way: Exceeding T_hotcauses an Interrupt that will remain

active indefinitely until reset by reading Interrupt Status Register 1 (address 01h) or cleared by the INT_Clear bit

in the Configuration register (address 00h, bit 3). Once an Interrupt event has occurred by crossing T_hot, then

reset, an Interrupt will occur again once the next temperature conversion has completed. The interrupts will

continue to occur in this manner until the temperature goes below T_{hot hyst}, at which time the Interrupt output will

automatically clear.

“One-Time Interrupt” mode operates in the following way: Exceeding T_hotcauses an Interrupt that will remain

active indefinitely until reset by reading Interrupt Status Register 1 or cleared by the INT_Clear bit in the

Configuration register. Once an Interrupt event has occurred by crossing T_hot, then reset, an Interrupt will not

occur again until the temperature goes below T_{hot hyst}

.

“Comparator” mode operates in the following way: Exceeding T_oscauses the OS output to go Low (default).

OS will remain Low until the temperature goes below T_{os hyst}. Once the temperature goes below T_{os hyst}, OS will

go high.

A. This diagram does not reflect all the possible variations in the operation of the OS and INT outputs nor the OS and

Hot Temp bits. The interrupt outputs are cleared by reading the appropriate Interrupt Status Registers (addresses 01h

- 02h).

Figure 21. Temperature Interrupt Response Diagram

Submit Documentation Feedback

21

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

THE LM96080 INTERRUPT STRUCTURE

IN0 Watchdog

IN1 Watchdog

IN2 Watchdog

IN3 Watchdog

IN4 Watchdog

OS Status 06h[0]

Temp Watchdog

OS Polarity 06h[1]

RST_OUT / OS

OS Pin Enable 05h[6]

IN5 Watchdog

Interrupt

INT Mask

Registers

RST Enable 05h[7]

RESET 00h[4]

Status

IN6 Watchdog

Temp Watchdog

Fan 1 Watchdog

Fan 2 Watchdog

Registers

INT

BTI

INT

Enable

00h[1]

INT

Polarity

Select 00h[2]

INT_Clear

00h[3]

GPI (CI)

INT_IN

Figure 22. Interrupt Structure

Figure 22 depicts the Interrupt Structure of the LM96080. Note that the number next to each input of the gate

represents a register and bit address. For example, INT_Clear 00h[3] refers to bit 3, INT_Clear, of register

address 00h. The LM96080 can generate Interrupts as a result of each of its internal WATCHDOG registers on

the analog, temperature, and fan inputs.

Interrupt Inputs

External Interrupts can come from the following sources. While the label suggests a specific type or source of

Interrupt, this label is not a restriction of its usage, and it could come from any desired source:

•

BTI (Board Temperature Interrupt) - This is an active low Interrupt intended to come from the

Overtemperature Shutdown (O.S.) output of LM75 temperature sensors. The LM75 O.S. output goes active

when its temperature exceeds a programmed threshold. Up to 8 LM75's can be connected to a single serial

bus with their O.S. output's wire or'ed to the BTI input of the LM96080. If the temperature of any LM75

exceeds its programmed limit, BTI is driven low. This generates an Interrupt via bit 1 of the Interrupt Status

Register 2 (address 02h) to notify the host of a possible overtemperature condition. To disable this feature,

set bit 1 of the Interrupt Mask Register 2 (address 04h) high. This pin also provides an internal pull-up resistor

of 10 kΩ.

GPI (Chassis Intrusion) - This is an active high interrupt from any type of device that detects and captures

chassis intrusion violations. This could be accomplished mechanically, optically, or electrically, and circuitry

external to the LM96080 is expected to latch the event. Read this Interrupt using bit 4 of the Interrupt Status

Register 2 (address 02h), and disable it using bit 4 of the Interrupt Mask Register 2 (address 04h). The

design of the LM96080 allows this input to go high even with no power applied to the LM96080, and no

clamping or other interference with the line will occur. This line can also be pulled low for at least 10 ms by

the LM96080 to reset a typical Chassis Intrusion circuit. Accomplish this reset by setting bit 5 of Configuration

Register (address 00h) high; this bit is self-clearing.

INT_IN - This active low Interrupt provides a way to chain the INT (Interrupt) from other devices through the

LM96080 to the processor. If this pin is pulled low, then bit 7 of the Interrupt Status Register 1 (address 01h)

will go high indicating this Interrupt detection. Setting bit 1 of the Configuration Register (address 00h) will

also allow the output INT pin to go low when INT_IN goes low. To disable this feature, set bit 7 of the

Interrupt Mask Register 1 (address 03h) high.

Interrupt Outputs

All Interrupts are indicated in the two Interrupt Status Registers.

•

INT -an output pin, not to be confused with the input INT_IN pin. This pin becomes active whenever INT_IN,

BTI, or GPI interrupts. As described in Using the Configuration Register, INT is enabled when bit 1 of the

Configuration Register (address 00h) is set high. Bits 2 and 3 of the Configuration Register are also used to

set the polarity and state of the INT Interrupt line.

•

OS -dedicated to the Temperature reading WATCHDOG. In the Fan Divisor/RST_OUT/OS Register (address

22

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

05h), the OS enable bit (bit 6), must be set high and the RST enable bit (bit 7) must be set low to enable the

OS function on the RST_OUT/OS pin. OS pin has two modes of operation: “One-Time Interrupt” and

“Comparator”. “One-Time Interrupt” mode is selected by taking bit 2 of the OS Configuration/Temperature

Resolution Register (address 06h) high. If bit 2 is taken low, “Comparator” mode is selected. Unlike the OS

pin, the OS bit in Interrupt Status Register 2 (address 02h, bit 5) functions in “Default Interrupt” and “One-

Time Interrupt” modes. The OS bit can be masked to INT pin by taking bit 5 in the Interrupt Mask Register 2

(address 04h) low. A description of “Comparator”, “Default Interrupt”, and “One-Time Interrupt” modes can be

found in Temperature Data Format.

Interrupt Clearing

Reading an Interrupt Status Registers (addresses 01h - 02h) will output the contents of the Register and reset

the Register. The Interrupt Status Registers clear upon being read. When the Interrupt Status Registers clear,

the INT output pin is also cleared until the Registers are updated by the monitoring loop. The INT output pin is

cleared with the INT_Clear bit (address 00h, bit 3), without affecting the contents of the Interrupt Status

Registers. When this bit is high, the LM96080 monitoring loop will stop and will resume when the bit is low.

RST_OUT and GPO OUTPUTS

In PC applications, the open drain GPO provides a gate drive signal to an external PMOS power switch. This

external MOSFET would keep the power turned on regardless of the state of the front panel power switches

when software power control is used. In any given application, this signal is not limited to the function described

by its label. For example, since the LM96080 incorporates temperature sensing, the GPO output could also be

utilized to control power to a cooling fan. Take GPO active low by setting bit 6 in the Configuration Register

(address 00h) high.

RST_OUT is intended to provide a master reset to devices connected to this line. RST Enable, bit 7 of address

05h, is the RST_OUT/OS control bit that must be set high to enable this function. Setting bit 4, RESET, in the

Configuration Register (address 00h) high outputs a low pulse of at least 10 ms on this line, at the end of which

bit 4 in the Configuration Register automatically clears. Again, the label for this pin is only its suggested use. In

applications where the RST_OUT capability is not needed, it can be used for any type of digital control that

requires a 10 ms active low open drain output.

NAND TREE TESTS

A NAND tree is provided in the LM96080 for Automated Test Equipment (ATE) board level connectivity testing. If

the user applies a logic zero to the NTEST_IN/Reset_IN input pin, the device will be in the NAND tree test mode.

A0/NTEST_OUT will become the NAND tree output pin. To perform a NAND tree test, all pins included in the

NAND tree should be driven to 1. Beginning with IN0 and working clockwise around the chip, each pin can be

toggled and a resulting toggle can be observed on A0/NTEST_OUT. The following pins are excluded from the

NAND tree test: GNDA (analog ground), GND (digital ground), V⁺(power supply), A0/NTEST_OUT,

NTEST_IN/Reset_IN and RST_OUT/OS. Allow for a typical propagation delay of 500 ns.

REGISTERS AND RAM

Address Register

The bit designations for a register are as follows:

Bit

Name

Read/Write

Description

7-0 Address Pointer

Read/Write Address of RAM and Registers. See the tables below for detail.

Bit 7

Bit 6

Bit 5

Bit 4

Address Pointer (Power On default 00h)

A4 A3

Bit 3

Bit 2

Bit 1

Bit 0

A7

A6

A5

A2

A1

A0

Submit Documentation Feedback

23

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Address Pointer Index (A7–A0)

Power On Value of Registers:

<7:0> in Binary

Registers and RAM

Configuration Register

A7–A0 in Hex

00h

01h

02h

03h

04h

05h

06h

0000 1000

0000 0000

0001 0100

0000 0001

Interrupt Status Register 1

Interrupt Status Register 2

Interrupt Mask Register 1

Interrupt Mask Register 2

Fan Divisor/RST_OUT/OS

OS Configuration/Temperature Resolution

Register

Conversion Rate Register

Channel Disable Register

Value RAM

07h

08h

0000 0000

20h – 3Fh

Register 3Eh defaults to 0000 0001

Register 3Fh defaults to 0000 1000

Configuration Register—Address 00h

Power on default <7:0> = 00001000 binary

Bit

Name

Read/Write

Description

0

Start

Read/Write A one enables startup of monitoring operations, a zero puts the part in shutdown mode.

Note: Unlike the "INT_Clear" bit, the outputs of Interrupt pins will not be cleared if the user writes a

zero to this location after an interrupt has occurred. At startup, limit checking functions and scanning

begin. Note, all limits should be set in the Value RAM before setting this bit HIGH.

1

2

INT Enable

Read/Write A one enables the INT Interrupt output.

INT Polarity

Select

Read/Write A one selects an active high open source output while a zero selects an active low open drain

output.

3

4

INT_Clear

Read/Write A one disables the INT output without affecting the contents of Interrupt Status Registers. The

device will stop monitoring. It will resume upon clearing of this bit.

RESET

Read/Write A one outputs at least a 10 ms active low reset signal at RST_OUT, if bit 7 and bit 6 in the Fan

Divisor/RST_OUT/OS Register (address 05h) = 1 and = 0, respectively. This bit is cleared once the

pulse has gone inactive.

5

6

7

Chassis Clear

GPO

Read/Write A one clears the GPI (Chassis Intrusion) pin. This bit clears itself after 10 ms.

Read/Write A one drives the GPO (General Purpose Output) pin low.

INITIALIZATION Read/Write A one restores power on default value to the Configuration Register, Interrupt Status Registers,

Interrupt Mask Registers, Fan Divisor/RST_OUT/OS Register, the OS Configuration/Temperature

Resolution Register, Conversion Rate, Channel Disable, Manufacturers ID and Stepping/Die

revision ID registers. This bit clears itself. The power-on default is zero.

Interrupt Status Register 1—Address 01h

Power on default <7:0> = 0000 0000 binary

Bit

0

Name

Read/Write

Read Only

Description

A one indicates a High or Low limit has been exceeded.

A one indicates that a Low has been detected on the INT_IN.

IN0

IN1

IN2

IN3

IN4

IN5

IN6

1

2

3

4

5

6

7

INT_IN

24

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

Interrupt Status Register 2—Address 02h

Power on default <7:0> = 0000 0000 binary

Bit

Name

Read/Write

Description

0

Hot Temperature

Read Only

A one indicates a High or Low limit has been exceeded. Only “One-Time Interrupt” and

“Default Interrupt” modes are supported (see Temperature Interrupts and Interrupt Outputs).

The mode is set by bit-6 of the Interrupt Mask Register 2 (address 04h).

1

BTI

Read Only

A one indicates that an interrupt has occurred from the Board Temperature Interrupt (BTI)

input pin. BTI can be tied to the OS output of multiple LM75 chips.

2

3

4

FAN1

FAN2

Read Only

A one indicates that a fan count limit has been exceeded.

A one indicates GPI (Chassis Intrusion) has gone high.

GPI (Chassis

Intrusion)

5

OS bit

Read Only

A one indicates a High or a Low OS Temperature limit has been exceed. Only “One-Time

Interrupt” and “Default Interrupt” modes are supported (see Temperature Interrupts and

Interrupt Outputs). The mode is set by bit 7 of the Interrupt Mask Register 2.

6

7

Reserved

Read Only

Interrupt Mask Register 1—Address 03h

Power on default <7:0> = 0000 0000 binary

Bit

0

Name

Read/Write

Description

IN0

IN1

IN2

IN3

IN4

IN5

IN6

Read/Write A one disables the corresponding interrupt status bit for INT interrupt.

1

2

3

4

5

6

7

INT_IN

Interrupt Mask Register 2—Address 04h

Power on default <7:0> = 0000 0000 binary

Bit

0

Name

Hot Temperature

BTI

Read/Write

Description

Read/Write A one disables the corresponding interrupt status bit for INT interrupt.

1

2

FAN1

3

FAN2

4

GPI (Chassis

Intrusion)

5

6

OS bit

Read/Write A one disables the corresponding interrupt status bit for INT interrupt.

Hot Temperature

Interrupt Mode

Select

Read/Write

A zero selects the default interrupt mode which gives the user an interrupt if the temperature

goes above the hot limit. The interrupt will be cleared once the status register is read, but it will

again be generated when the next conversion has completed. It will continue to do so until the

temperature goes below the hysteresis limit.

A one selects the one time interrupt mode which only gives the user one interrupt when it goes

above the hot limit. The interrupt will be cleared once the status register is read. Another interrupt

will not be generated until the temperature goes below the hysteresis limit. It will also be cleared

if the status register is read. No more interrupts will be generated until the temperature goes

above the hot limit again. The corresponding bit will be cleared in the status register every time it

is read but may not set again when the next conversion is done. (Refer to Figure 21).

Submit Documentation Feedback

25

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Bit

Name

Read/Write

Description

7

OS Bit Interrupt

Mode Select

Read/Write

A zero selects the default interrupt mode which gives the user an interrupt if the temperature

goes above the OS limit. The interrupt will be cleared once the status register is read, but it will

again be generated when the next conversion has completed. It will continue to do so until the

temperature goes below the hysteresis limit.

A one selects the one time interrupt mode which only gives the user one interrupt when it goes

above the OS limit. The interrupt will be cleared once the status register is read. Another interrupt

will not be generated until the temperature goes below the hysteresis limit. It will also be cleared

if the status register is read. No more interrupts will be generated until the temperature goes

above the OS limit again. The corresponding bit will be cleared in the status register every time it

is read but may not set again when the next conversion is done. (Refer to Figure 21).

Fan Divisor/RST_OUT/OS Register —Address 05h

Power on – <7:0> is 0001 0100

Bit

Name

Read/Write

Description

0

FAN1 Mode Select Read/Write

A one selects the level sensitive input mode while a zero selects Fan count mode for the FAN1

input pin.

1

FAN2 Mode Select Read/Write

A one selects the level sensitive input mode while a zero selects Fan count mode for the FAN2

input pin.

2-3 FAN1 RPM Control Read/Write

FAN1 Speed Control.

<3:2> = 00 - divide by 1;

<3:2> = 01 - divide by 2;

<3:2> = 10 - divide by 4;

<3:2> = 11 - divide by 8.

If level sensitive input is selected: <2> = 1 selects and active-low input (An interrupt will be

generated if the FAN1 input is Low), <2> = 0 selects an active-high input (an interrupt will be

generated if the FAN1 input is High).

4-5 FAN2 RPM Control Read/Write

FAN2 Speed Control.

<5:4> = 00 - divide by 1;

<5:4> = 01 - divide by 2;

<5:4> = 10 - divide by 4;

<5:4> = 11 - divide by 8.

If level sensitive input is selected: <4> = 1 selects and active-low input (An interrupt will be

generated if the FAN2 input is Low), <4> = 0 selects an active-high input (an interrupt will be

generated if the FAN2 input is High).

6

7

OS Pin Enable

RST Enable

Read/Write

A one enables OS mode on the RST_OUT/OS output pin, while bit 7 of this register is set to

zero. If bits 6 and 7 of this register are set to zero, the RST_OUT/OS pin is disabled.

A one sets the RST_OUT/OS pin in the RST_OUT mode instead of the OS mode. If bits 6 and

7 of this register are set to zero, the RST_OUT/OS pin is disabled.

OS Configuration/Temperature Resolution Register—Address 06h

Power on default <7:0> = 0000 0001 binary

Bit

0

Name

OS Status

Read/Write

Read only

Description

Status of the OS. This bit mirrors the state of the RST_OUT/OS pin when in the OS mode.

1

OS Polarity

Read/Write

A zero selects OS to be active-low, while a one selects OS to be active high. OS is an open-

drain output.

2

3

OS Mode Select

Read/Write

A one selects the one time interrupt mode for OS, while a zero selects comparator mode for

OS. (See Temperature Data Format)

Temperature

Resolution Control

A zero selects the default 8-bit plus sign resolution temperature conversions, while a one

selects 11-bit plus sign resolution temperature conversions.

26

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

Bit

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

Name

Read/Write

Description

4-7 Temp [3:0]

Read/Write

The lower nibble (4 LSbs) of the 11-bit plus sign temperature data:

<4> = Temp [0] (nibble LSb, 0.0625°C),

<5> = Temp [1],

<6> = Temp [2],

<7> = Temp [3] (nibble MSb, 0.5°C).

For 8-bit plus sign temperature resolution:

<7> = Temp [0] (LSb, 0.5°C)

<4:6> are undefined

Conversion Rate Register—Address 07h

Power on default <7:0> = 0000 0000 binary

Bit

Name

Read/Write

Description

0

CR1

Read/Write

Controls conversion rate:

0 = 728ms (typical)

1 = Continuous Conversion.

Note:

— Each voltage channel conversion takes 3 ms typical.

— Temperature conversion takes 3.6 ms typical for 9 - bit resolution and 23.5 ms typical for 12

- bit resolution.

— Each fan tachometer input is monitored for 2 pulses, the time interval for two pulses is added

to the round robin time for each fan tach input that is enabled.

1-7 Reserved

Read only

Reserved — will always report zero.

Voltage/Temperature Channel Disable Register—Address 08h

Power on default <7:0> = 0000 0000 binary

Bit

Name

Read/Write

Description

0

IN0

IN1

IN2

IN3

IN4

IN5

IN6

Temp

Read/Write

When set to "1", IN0:

conversions are skipped and disabled

value register reading will be 0

error events will be suppressed

1

2

3

4

5

6

7

Read/Write

When set to "1", IN1:

conversions are skipped and disabled

value register reading will be 0

error events will be suppressed

When set to "1", IN2:

conversions are skipped and disabled

value register reading will be 0

error events will be suppressed

When set to "1", IN3:

conversions are skipped and disabled

value register reading will be 0

error events will be suppressed

When set to "1", IN4:

conversions are skipped and disabled

value register reading will be 0

error events will be suppressed

When set to "1", IN5:

conversions are skipped and disabled

value register reading will be 0

error events will be suppressed

When set to "1", IN6:

conversions are skipped and disabled

value register reading will be 0

error events will be suppressed

When set to "1", Temperature:

conversions are skipped and disabled

value register readings will be 0

error events will be suppressed

Submit Documentation Feedback

27

Product Folder Links: LM96080

LM96080

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

www.ti.com

Value RAM—Address 20h–3Fh⁽¹⁾

Address A7–A0

Description

20h

21h

22h

23h

24h

25h

26h

27h

28h

IN0 reading (10-bit)

IN1 reading (10-bit)

IN2 reading (10-bit)

IN3 reading (10-bit)

IN4 reading (10-bit)

IN5 reading (10-bit)

IN6 reading (10-bit)

Temperature reading (9-bit or 12-bit for easy read-back)

FAN1 reading

Note: This location stores the number of counts of the internal clock per revolution.

29h

FAN2 reading

Note: This location stores the number of counts of the internal clock per revolution.

2Ah

2Bh

2Ch

2Dh

2Eh

2Fh

30h

31h

32h

33h

34h

35h

36h

37h

38h

39h

3Ah

3Bh

3Ch

IN0 High Limit

IN0 Low Limit

IN1 High Limit

IN1 Low Limit

IN2 High Limit

IN2 Low Limit

IN3 High Limit

IN3 Low Limit

IN4 High Limit

IN4 Low Limit

IN5 High Limit

IN5 Low Limit

IN6 High Limit

IN6 Low Limit

Hot Temperature Limit (High)

Hot Temperature Hysteresis Limit (Low)

OS Temperature Limit (High)

OS Temperature Hysteresis Limit (Low)

FAN1 Fan Count Limit

Note: It is the number of counts of the internal clock for the Low Limit of the fan speed.

3Dh

3Eh

3Fh

FAN2 Fan Count Limit

Note: It is the number of counts of the internal clock for the Low Limit of the fan speed.

Manufacturer's ID always defaults to 0000 0001; this register is writable and can be reset to the default value by the

INITIALIZATION bit in the Configuration Register (address 00h, bit 7).

Stepping/Die Revision ID always defaults to 0000 1000; this register is writable and can be reset to the default

value by the INITIALIZATION bit in the Configuration Register.

(1) Setting all ones to the high limits for voltages and fans (0111 1111 binary for temperature) means interrupts will never be generated

except the case when voltages go below the low limits.

For voltage input high limits, the device is doing a greater than comparison. For low limits, however, it is doing a less than or equal to

comparison.

28

Submit Documentation Feedback

Product Folder Links: LM96080

LM96080

www.ti.com

SNAS465D –SEPTEMBER 2009–REVISED MARCH 2013

REVISION HISTORY

Changes from Revision C (March 2013) to Revision D

Page

•

Changed layout of National Data Sheet to TI format .......................................................................................................... 28

Submit Documentation Feedback

29

Product Folder Links: LM96080

PACKAGE MATERIALS INFORMATION

www.ti.com

8-Apr-2013

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device

Package Package Pins

Type Drawing

SPQ

Reel

A0

B0

K0

P1

W

Pin1

Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant

(mm) W1 (mm)

LM96080CIMTX/NOPB TSSOP

PW

24

2500

330.0

16.4

6.95

8.3

1.6

8.0

16.0

Q1

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

www.ti.com

8-Apr-2013

*All dimensions are nominal

Device

Package Type Package Drawing Pins

TSSOP PW 24

SPQ

Length (mm) Width (mm) Height (mm)

367.0 367.0 35.0

LM96080CIMTX/NOPB

2500

Pack Materials-Page 2

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other

changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest

issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and

complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale

supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms

and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary

to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and

applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide

adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or

other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information

published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or

endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the

third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration

and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered

documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service

voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.

TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements

concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support

that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which

anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause

harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use

of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to

help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and

requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties

have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in

military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components

which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and

regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of

non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Applications

Audio

www.ti.com/audio

amplifier.ti.com

dataconverter.ti.com

www.dlp.com

Automotive and Transportation www.ti.com/automotive

Communications and Telecom www.ti.com/communications

Amplifiers

Data Converters

DLP® Products

DSP

Computers and Peripherals

Consumer Electronics

Energy and Lighting

Industrial

www.ti.com/computers

www.ti.com/consumer-apps

www.ti.com/energy

dsp.ti.com

Clocks and Timers

Interface

www.ti.com/clocks

interface.ti.com

logic.ti.com

www.ti.com/industrial

www.ti.com/medical

Medical

Logic

Security

www.ti.com/security

Power Mgmt

Microcontrollers

RFID

power.ti.com

Space, Avionics and Defense

Video and Imaging

www.ti.com/space-avionics-defense

www.ti.com/video

microcontroller.ti.com

www.ti-rfid.com

www.ti.com/omap

OMAP Applications Processors

Wireless Connectivity

TI E2E Community

e2e.ti.com

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265


型号：	LM96080
厂家：	TEXAS INSTRUMENTS
描述：	1 条本地通道温度传感器，带风扇转速控制功能和电源电压监控器温度传感监控电源管理电路电源电路风扇传感器温度传感器
文件：	总34页 (文件大小：995K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

LM96080 [TI]

相关型号：

LM96080CIMT

LM96080CIMT

LM96080CIMT-NOPB

LM96080CIMT-NOPB1

LM96080CIMT/NOPB

LM96080CIMTX

LM96080CIMTX-NOPB

LM96080CIMTX-NOPB2

LM96080CIMTX/NOPB

LM96163

LM96163

LM96163C