LM6172-MDE [TI]
双路高速、低功耗、低失真电压反馈放大器 | Y | 0 | -55 to 125;型号: | LM6172-MDE |
厂家: | TEXAS INSTRUMENTS |
描述: | 双路高速、低功耗、低失真电压反馈放大器 | Y | 0 | -55 to 125 放大器 |
文件: | 总25页 (文件大小:1760K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
LM6172QML Dual High Speed, Low Power, Low Distortion, Voltage Feedback Amplifiers
Check for Samples: LM6172QML
1
FEATURES
DESCRIPTION
The LM6172 is a dual high speed voltage feedback
amplifier. It is unity-gain stable and provides excellent
DC and AC performance. With 100MHz unity-gain
bandwidth, 3000V/μs slew rate and 50mA of output
current per channel, the LM6172 offers high
performance in dual amplifiers; yet it only consumes
2.3mA of supply current each channel.
234
•
Available with Radiation Specification
–
–
High Dose Rate 300 krad(Si)
ELDRS Free 100 krad(Si)
•
•
•
•
•
•
Easy to Use Voltage Feedback Topology
High Slew Rate 3000V/μs
Wide Unity-Gain Bandwidth 100MHz
Low Supply Current 2.3mA / Amplifier
High Output Current 50mA / Amplifier
Specified for ±15V and ±5V Operation
The LM6172 operates on ±15V power supply for
systems requiring large voltage swings, such as
ADSL, scanners and ultrasound equipment. It is also
specified at ±5V power supply for low voltage
applications such as portable video systems.
APPLICATIONS
The LM6172 is built with TI's advanced VIP™ III
(Vertically Integrated PNP) complementary bipolar
process.
•
•
•
•
•
•
•
Scanner I- to -V Converters
ADSL/HDSL Drivers
Multimedia Broadcast Systems
Video Amplifiers
NTSC, PAL® and SECAM Systems
ADC/DAC Buffers
Pulse Amplifiers and Peak Detectors
Connection Diagram
N/C
OUT A
IN- A
IN+ A
N/C
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
N/C
N/C
V+
N/C
OUT B
IN- B
IN+ B
N/C
V-
N/C
N/C
Figure 1. 8-Pin CDIP
Top View
Figure 2. 16LD CLGA
Top View
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
VIP is a trademark of Texas Instruments.
PAL is a registered trademark of and used under lisence from Advanced Micro Devices, Inc..
All other trademarks are the property of their respective owners.
2
3
4
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2010–2011, Texas Instruments Incorporated
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
LM6172 Driving Capacitive Load
LM6172 Simplified Schematic (Each Amplifier)
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
(1)
ABSOLUTE MAXIMUM RATINGS
Supply Voltage (V+ − V−)
36V
±10V
(2)
Differential Input Voltage
Maximum Junction Temperature
150°C
(3) (4)
Power Dissipation
,
1.03W
(5)
Output Short Circuit to Ground
Storage Temperature Range
Common Mode Voltage Range
Input Current
Continuous
−65°C ≤ TA ≤ +150°C
V+ +0.3V to V− −0.3V
±10mA
(6)
Thermal Resistance
θJA
8LD CDIP (Still Air)
100°C/W
8LD CDIP (500LF/Min Air Flow)
16LD CLGA (Still Air) “WG”
46°C/W
124°C/W
16LD CLGA (500LF/Min Air Flow) “WG”
16LD CLGA (Still Air) “GW”
74°C/W
135°C/W
85°C/W
2°C/W
6°C/W
7°C/W
980mg
365mg
410mg
4KV
16LD CLGA (500LF/Min Air Flow) “GW”
(4)
θJC
8LD CDIP
16LD CLGA “WG”(4)
16LD CLGA “GW”
Package Weight
8LD CDIP
16LD CLGA “WG”
16LD CLGA “GW”
(7)
ESD Tolerance
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the
Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions.
(2) Differential Input Voltage is measured at VS = ±15V.
(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJmax (maximum junction temperature),
θJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any
temperature is PDmax = (TJmax - TA)/θJA or the number given in the Absolute Maximum Ratings, whichever is lower.
(4) The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full
advantage of this improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either
metal traces on, or thermal vias through, the printed circuit board. Without this additional heat sinking, device power dissipation must be
calculated using θJA, rather than θJC, thermal resistance. It must not be assumed that the device leads will provide substantial heat
transfer out the package, since the thermal resistance of the leadframe material is very poor, relative to the material of the package
base. The stated θJC thermal resistance is for the package material only, and does not account for the additional thermal resistance
between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and
must combine this with the stated value for the package, to calculate the total allowed power dissipation for the device.
(5) Continuous short circuit operation can result in exceeding the maximum allowed junction temperature of 150°C
(6) All numbers apply for packages soldered directly into a PC board.
(7) Human body model, 1.5 kΩ in series with 100 pF.
(1)
RECOMMENDED OPERATING CONDITIONS
Supply Voltage
5.5V ≤ VS ≤ 36V
Operating Temperature Range
−55°C ≤ TA ≤ +125°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the
Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
QUALITY CONFORMANCE INSPECTION
Mil-Std-883, Method 5005 - Group A
Subgroup
Description
Static tests at
Temp (°C)
1
2
+25
+125
-55
Static tests at
3
Static tests at
4
Dynamic tests at
Dynamic tests at
Dynamic tests at
Functional tests at
Functional tests at
Functional tests at
Switching tests at
Switching tests at
Switching tests at
Settling time at
Settling time at
Settling time at
+25
+125
-55
5
6
7
+25
+125
-55
8A
8B
9
+25
+125
-55
10
11
12
13
14
+25
+125
-55
(1)
LM6172 (±5V) ELECTRICAL CHARACTERISTICS
DC PARAMETERS
The following conditions apply, unless otherwise specified. TJ = 25°C, V+ = +5V, V− = −5V, VCM = 0V & RL > 1MΩ
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
1.0
3.0
2.5
3.5
1.5
2.2
70
mV
mV
µA
µA
µA
µA
dB
dB
dB
dB
dB
dB
dB
dB
V
1
2, 3
1
VIO
Input Offset Voltage
IIB
Input Bias Current
2, 3
1
IIO
Input Offset Current
2, 3
1
CMRR
PSRR
Common Mode Rejection Ratio
Power Supply Rejection Ratio
VCM = ±2.5V
65
2, 3
1
75
VS = ±15V to ±5V
RL = 1KΩ
70
2, 3
1
(2)
See
70
(2)
See
65
2, 3
1
AV
Large Signal Voltage Gain
Output Swing
(2)
See
65
RL = 100Ω
RL = 1KΩ
(2)
See
60
2, 3
1
3.1
3.0
2.5
2.4
-3.1
-3.0
-2.4
-2.3
V
2, 3
1
VO
V
RL = 100Ω
V
2, 3
(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate
sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters
are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
(2) Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For VS = ±15V, VOUT
±5V. For VS = ±5V, VOUT = ±1V.
=
4
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
LM6172 (±5V) ELECTRICAL CHARACTERISTICS (1)
DC PARAMETERS (continued)
The following conditions apply, unless otherwise specified. TJ = 25°C, V+ = +5V, V− = −5V, VCM = 0V & RL > 1MΩ
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
(3)
See
25
mA
mA
mA
mA
mA
mA
1
2, 3
1
Sourcing RL = 100Ω
See(3)
24
IL
Output Current (Open Loop)
(3)
See
-24
-23
6.0
7.0
Sinking RL = 100Ω
(3)
See
2, 3
1
IS
Supply Current
Both Amplifiers
2, 3
(3) The open loop output current is specified by measurement of the open loop output voltage swing using 100Ω output load.
DC DRIFT PARAMETERS(1)
The following conditions apply, unless otherwise specified. TJ = 25°C, V+ = +5V, V− = −5V, VCM = 0V & RL > 1MΩ
Delta calculations performed on QMLV devices at group B , subgroup 5.
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
VIO
Input Offset Voltage
Input Bias Current
Input Ofset Current
-0.25 0.25
-0.50 0.50
-0.25 0.25
mV
µA
µA
1
1
1
IIB
IIO
(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate
sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters
are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
LM6172 (±15V) ELECTRICAL CHARACTERISTICS
(1)
DC PARAMETERS
The following conditions apply, unless otherwise specified. TJ = 25°C, V+ = +15V, V− = −15V, VCM = 0V, & RL = 1MΩ
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
1.5
3.5
3.0
4.0
2.0
3.0
70
mV
mV
µA
µA
µA
µA
dB
dB
dB
dB
dB
dB
dB
dB
1
VIO
Input Offset Voltage
2, 3
1
IIB
Input Bias Current
2, 3
1
IIO
Input Offset Current
2, 3
1
CMRR
PSRR
Common Mode Rejection Ratio
Power Supply Rejection Ratio
VCM = ±10V
65
2, 3
1
75
VS = ±15V to ±5V
RL = 1KΩ
70
2, 3
1
(2)
See
75
(2)
See
70
2, 3
1
AV
Large Signal Voltage Gain
(2)
See
65
RL = 100Ω
(2)
See
60
2, 3
(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate
sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters
are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
(2) Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For VS = ±15V, VOUT
±5V. For VS = ±5V, VOUT = ±1V.
=
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
LM6172 (±15V) ELECTRICAL CHARACTERISTICS
DC PARAMETERS (1) (continued)
The following conditions apply, unless otherwise specified. TJ = 25°C, V+ = +15V, V− = −15V, VCM = 0V, & RL = 1MΩ
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
12.5 -12.5
V
1
2, 3
1
RL = 1KΩ
12
6.0
5.0
60
-12
-6.0
-5.0
V
VO
Output Swing
V
RL = 100Ω
V
2, 3
1
(3)
See
mA
mA
mA
mA
mA
mA
Sourcing RL = 100Ω
Sinking RL = 100Ω
Both Amplifiers
(3)
See
50
2, 3
1
IL
Output Current (Open Loop)
Supply Current
(3)
See
-60
-50
8.0
9.0
(3)
See
2, 3
1
IS
2, 3
(3) The open loop output current is specified by measurement of the open loop output voltage swing using 100Ω output load.
(1)
AC PARAMETERS
The following conditions apply, unless otherwise specified. TJ = 25°C, V+ = +15V, V− = −15V, VCM = 0V
Sub-
groups
Symbol
SR
GBW
Parameter
Conditions
Notes
Min Max
Units
(2) (3)
AV = 2, VI = ±2.5V
3nS Rise & Fall time
See
,
Slew Rate
Unity-Gain Bandwidth
1700
80
V/µS
MHz
4
4
(4)
See
(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate
sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters
are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
(2) See AN0009 for SR test circuit.
(3) Slew Rate measured between ±4V.
(4) See AN0009 for GBW test circuit.
(1)
DC DRIFT PARAMETERS
The following conditions apply, unless otherwise specified. TJ = 25°C, V+ = +15V, V− = −15V, VCM = 0V
Delta calculations performed on QMLV devices at group B , subgroup 5.
Sub-
groups
Symbol
Parameter
Conditions
Notes
Min Max
Units
VIO
Input Offset Voltage
Input Bias Current
Input Offset Current
-0.25 0.25
-0.50 0.50
-0.25 0.25
mV
µA
µA
1
1
1
IIB
IIO
(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate
sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters
are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
6
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
TYPICAL PERFORMANCE CHARACTERISTICS
Unless otherwise noted, TA = 25°C
Supply Voltage
vs.
Supply Current
Supply Current
vs.
Temperature
Figure 3.
Figure 4.
Input Offset Voltage
vs.
Input Bias Current
vs.
Temperature
Temperature
Figure 5.
Figure 6.
Short Circuit Current
vs.
Temperature (Sourcing)
Short Circuit Current
vs.
Temperature (Sinking)
Figure 7.
Figure 8.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise noted, TA = 25°C
Output Voltage
Output Voltage
vs.
Output Current
(VS = ±5V)
vs.
Output Current
(VS = ±15V)
Figure 9.
Figure 10.
CMRR
vs.
Frequency
PSRR
vs.
Frequency
Figure 11.
Figure 12.
PSRR
vs.
Frequency
Open-Loop Frequency Response
Figure 13.
Figure 14.
8
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise noted, TA = 25°C
Gain-Bandwidth Product
vs.
Supply Voltage at Different Temperature
Open-Loop Frequency Response
Figure 15.
Figure 16.
Large Signal Voltage Gain
Large Signal Voltage Gain
vs.
vs.
Load
Load
Figure 17.
Figure 18.
Input Voltage Noise
vs.
Input Voltage Noise
vs.
Frequency
Frequency
Figure 19.
Figure 20.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise noted, TA = 25°C
Input Current Noise
Input Current Noise
vs.
vs.
Frequency
Frequency
Figure 21.
Figure 22.
Slew Rate
vs.
Supply Voltage
Slew Rate
vs.
Input Voltage
Figure 23.
Figure 24.
Large Signal Pulse Response
AV = +1, VS = ±15V
Small Signal Pulse Response
AV = +1, VS = ±15V
Figure 25.
Figure 26.
10
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise noted, TA = 25°C
Large Signal Pulse Response
Small Signal Pulse Response
AV = +1, VS = ±5V
AV = +1, VS = ±5V
Figure 27.
Figure 28.
Large Signal Pulse Response
AV = +2, VS = ±15V
Small Signal Pulse Response
AV = +2, VS = ±15V
Figure 29.
Figure 30.
Large Signal Pulse Response
AV = +2, VS = ±5V
Small Signal Pulse Response
AV = +2, VS = ±5V
Figure 31.
Figure 32.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise noted, TA = 25°C
Large Signal Pulse Response
Small Signal Pulse Response
AV = −1, VS = ±15V
AV = −1, VS = ±15V
Figure 33.
Figure 34.
Large Signal Pulse Response
Small Signal Pulse Response
AV = −1, VS = ±5V
AV = −1, VS = ±5V
Figure 35.
Figure 36.
Closed Loop Frequency Response
Closed Loop Frequency Response
vs.
vs.
Supply Voltage
(AV = +1)
Supply Voltage
(AV = +2)
Figure 37.
Figure 38.
12
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Unless otherwise noted, TA = 25°C
Harmonic Distortion
Harmonic Distortion
vs.
vs.
Frequency
(VS = ±15V)
Frequency
(VS = ±5V)
Figure 39.
Figure 40.
Crosstalk Rejection
vs.
Maximum Power Dissipation
vs.
Frequency
Ambient Temperature
Figure 41.
Figure 42.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
APPLICATION NOTES
LM6172 PERFORMANCE DISCUSSION
The LM6172 is a dual high-speed, low power, voltage feedback amplifier. It is unity-gain stable and offers
outstanding performance with only 2.3mA of supply current per channel. The combination of 100MHz unity-gain
bandwidth, 3000V/μs slew rate, 50mA per channel output current and other attractive features makes it easy to
implement the LM6172 in various applications. Quiescent power of the LM6172 is 138mW operating at ±15V
supply and 46mW at ±5V supply.
LM6172 CIRCUIT OPERATION
The class AB input stage in LM6172 is fully symmetrical and has a similar slewing characteristic to the current
feedback amplifiers. In the LM6172 Simplified Schematic (Page 2), Q1 through Q4 form the equivalent of the
current feedback input buffer, RE the equivalent of the feedback resistor, and stage A buffers the inverting input.
The triple-buffered output stage isolates the gain stage from the load to provide low output impedance.
LM6172 SLEW RATE CHARACTERISTIC
The slew rate of LM6172 is determined by the current available to charge and discharge an internal high
impedance node capacitor. This current is the differential input voltage divided by the total degeneration resistor
RE. Therefore, the slew rate is proportional to the input voltage level, and the higher slew rates are achievable in
the lower gain configurations.
When a very fast large signal pulse is applied to the input of an amplifier, some overshoot or undershoot occurs.
By placing an external series resistor such as 1kΩ to the input of LM6172, the slew rate is reduced to help lower
the overshoot, which reduces settling time.
REDUCING SETTLING TIME
The LM6172 has a very fast slew rate that causes overshoot and undershoot. To reduce settling time on
LM6172, a 1kΩ resistor can be placed in series with the input signal to decrease slew rate. A feedback capacitor
can also be used to reduce overshoot and undershoot. This feedback capacitor serves as a zero to increase the
stability of the amplifier circuit. A 2pF feedback capacitor is recommended for initial evaluation. When the
LM6172 is configured as a buffer, a feedback resistor of 1kΩ must be added in parallel to the feedback capacitor.
Another possible source of overshoot and undershoot comes from capacitive load at the output. Please see the
section “ Driving Capacitive Loads” for more detail.
DRIVING CAPACITIVE LOADS
Amplifiers driving capacitive loads can oscillate or have ringing at the output. To eliminate oscillation or reduce
ringing, an isolation resistor can be placed as shown in Figure 43. The combination of the isolation resistor and
the load capacitor forms a pole to increase stability by adding more phase margin to the overall system. The
desired performance depends upon the value of the isolation resistor; the bigger the isolation resistor, the more
damped (slow) the pulse response becomes. For LM6172, a 50Ω isolation resistor is recommended for initial
evaluation.
Figure 43. Isolation Resistor Used
to Drive Capacitive Load
14
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
Figure 44. The LM6172 Driving a 510pF Load
with a 30Ω Isolation Resistor
Figure 45. The LM6172 Driving a 220 pF Load
with a 50Ω Isolation Resistor
LAYOUT CONSIDERATION
Printed Circuit Boards And High Speed Op Amps
There are many things to consider when designing PC boards for high speed op amps. Without proper caution, it
is very easy to have excessive ringing, oscillation and other degraded AC performance in high speed circuits. As
a rule, the signal traces should be short and wide to provide low inductance and low impedance paths. Any
unused board space needs to be grounded to reduce stray signal pickup. Critical components should also be
grounded at a common point to eliminate voltage drop. Sockets add capacitance to the board and can affect
frequency performance. It is better to solder the amplifier directly into the PC board without using any socket.
Using Probes
Active (FET) probes are ideal for taking high frequency measurements because they have wide bandwidth, high
input impedance and low input capacitance. However, the probe ground leads provide a long ground loop that
will produce errors in measurement. Instead, the probes can be grounded directly by removing the ground leads
and probe jackets and using scope probe jacks.
Components Selection And Feedback Resistor
It is important in high speed applications to keep all component leads short because wires are inductive at high
frequency. For discrete components, choose carbon composition-type resistors and mica-type capacitors.
Surface mount components are preferred over discrete components for minimum inductive effect.
Large values of feedback resistors can couple with parasitic capacitance and cause undesirable effects such as
ringing or oscillation in high speed amplifiers. For LM6172, a feedback resistor less than 1kΩ gives optimal
performance.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
COMPENSATION FOR INPUT CAPACITANCE
The combination of an amplifier's input capacitance with the gain setting resistors adds a pole that can cause
peaking or oscillation. To solve this problem, a feedback capacitor with a value
CF > (RG × CIN)/RF
can be used to cancel that pole. For LM6172, a feedback capacitor of 2pF is recommended. Figure 46 illustrates
the compensation circuit.
Figure 46. Compensating for Input Capacitance
POWER SUPPLY BYPASSING
Bypassing the power supply is necessary to maintain low power supply impedance across frequency. Both
positive and negative power supplies should be bypassed individually by placing 0.01μF ceramic capacitors
directly to power supply pins and 2.2μF tantalum capacitors close to the power supply pins.
Figure 47. Power Supply Bypassing
TERMINATION
In high frequency applications, reflections occur if signals are not properly terminated. Figure 48 shows a
properly terminated signal while Figure 49 shows an improperly terminated signal.
16
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
Figure 48. Properly Terminated Signal
Figure 49. Improperly Terminated Signal
To minimize reflection, coaxial cable with matching characteristic impedance to the signal source should be
used. The other end of the cable should be terminated with the same value terminator or resistor. For the
commonly used cables, RG59 has 75Ω characteristic impedance, and RG58 has 50Ω characteristic impedance.
POWER DISSIPATION
The maximum power allowed to dissipate in a device is defined as:
PD = (TJ(max) − TA)/θJA
Where
•
•
•
•
PD is the power dissipation in a device
TJ(max) is the maximum junction temperature
TA is the ambient temperature
θJA is the thermal resistance of a particular package
For example, for the LM6172 in a SOIC-16 package, the maximum power dissipation at 25°C ambient
temperature is 1000mW.
Thermal resistance, θJA, depends on parameters such as die size, package size and package material. The
smaller the die size and package, the higher θJA becomes. The 8-pin CDIP package has a lower thermal
resistance (95°C/W) than that of 8-pin SOIC (160°C/W). Therefore, for higher dissipation capability, use an 8-pin
CDIP package.
The total power dissipated in a device can be calculated as:
PD = PQ + PL
•
•
PQ is the quiescent power dissipated in a device with no load connected at the output.
PL is the power dissipated in the device with a load connected at the output; it is not the power dissipated by
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LM6172QML
LM6172QML
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
www.ti.com
the load.
Furthermore,
•
•
PQ: = supply current x total supply voltage with no load
PL: = output current x (voltage difference between supply voltage and output voltage of the same supply)
For example, the total power dissipated by the LM6172 with VS = ±15V and both channels swinging output
voltage of 10V into 1kΩ is
PD: = PQ + PL
:
:
:
= 2[(2.3mA)(30V)] + 2[(10mA)(15V − 10V)]
= 138mW + 100mW
= 238mW
Application Circuits
Figure 50. I- to -V Converters
Figure 51. Differential Line Driver
18
Submit Documentation Feedback
Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Links: LM6172QML
LM6172QML
www.ti.com
SNOSAR4A –DECEMBER 2010–REVISED OCTOBER 2011
REVISION HISTORY
Released
Revision
Section
Changes
12/08/2010
A
New Release, Corporate format
1 MDS data sheet converted into one Corp. data
sheet format. MNLM6172AM-X-RH Rev 0A0 will be
archived.
10/05/2011
B
Features, Ordering Information, Abs Max
Ratings, Footnotes
Update Radiation, Add new ELDRS FREE die id,
'GW' NSID'S w/coresponding SMD numbers. Add
'GW' Theta JA & Theta JC along with weight.Add
Note 15, Modify Note 14. LM6172QML Rev A will be
archived.
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LM6172QML
PACKAGE OPTION ADDENDUM
www.ti.com
6-Oct-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
5962-9560401QPA
ACTIVE
CDIP
CFP
NAB
8
40
Non-RoHS
& Green
Call TI
Level-1-NA-UNLIM
Level-1-NA-UNLIM
-55 to 125
LM6172AMJQML
5962-95604
01QPA Q ACO
01QPA Q >T
5962-9560402QXA
ACTIVE
NAC
16
42
Non-RoHS
& Green
Call TI
-55 to 125
LM6172AMGW
-QML Q
5962-95604
02QXA ACO
02QXA >T
5962F9560401V9A
5962F9560401VPA
ACTIVE
ACTIVE
DIESALE
CDIP
Y
0
8
39
40
RoHS & Green
Call TI
Call TI
Level-1-NA-UNLIM
Level-1-NA-UNLIM
-55 to 125
-55 to 125
NAB
Non-RoHS
& Green
LM6172AMJFQV
5962F95604
01VPA Q ACO
01VPA Q >T
5962F9560402VXA
ACTIVE
CFP
NAC
16
42
Non-RoHS
& Green
Call TI
Level-1-NA-UNLIM
-55 to 125
LM6172AMGWF
QMLV Q
5962F95604
02VXA ACO
02VXA >T
5962R9560403V9A
5962R9560403VXA
ACTIVE
ACTIVE
DIESALE
CFP
Y
0
39
42
RoHS & Green
Call TI
Call TI
Level-1-NA-UNLIM
Level-1-NA-UNLIM
-55 to 125
-55 to 125
NAC
16
Non-RoHS
& Green
LM6172AMGW
RLQMLV Q
5962R95604
03VXA ACO
03VXA >T
LM6172 MDR
LM6172-MDE
ACTIVE
ACTIVE
ACTIVE
DIESALE
DIESALE
CFP
Y
Y
0
0
39
39
42
RoHS & Green
RoHS & Green
Call TI
Call TI
Call TI
Level-1-NA-UNLIM
Level-1-NA-UNLIM
Level-1-NA-UNLIM
-55 to 125
-55 to 125
-55 to 125
LM6172AMGW-QML
NAC
16
Non-RoHS
& Green
LM6172AMGW
-QML Q
5962-95604
02QXA ACO
02QXA >T
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
6-Oct-2021
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LM6172AMGWFQMLV
LM6172AMGWRLQV
ACTIVE
CFP
CFP
NAC
16
16
42
Non-RoHS
& Green
Call TI
Level-1-NA-UNLIM
-55 to 125
LM6172AMGWF
QMLV Q
5962F95604
02VXA ACO
02VXA >T
ACTIVE
NAC
42
Non-RoHS
& Green
Call TI
Level-1-NA-UNLIM
-55 to 125
LM6172AMGW
RLQMLV Q
5962R95604
03VXA ACO
03VXA >T
LM6172AMJ-QML
LM6172AMJFQMLV
LM6172NAB/EM
ACTIVE
ACTIVE
ACTIVE
CDIP
CDIP
CDIP
NAB
NAB
NAB
8
8
8
40
40
40
Non-RoHS
& Green
Call TI
Call TI
Call TI
Level-1-NA-UNLIM
Level-1-NA-UNLIM
Level-1-NA-UNLIM
-55 to 125
-55 to 125
-55 to 125
LM6172AMJQML
5962-95604
01QPA Q ACO
01QPA Q >T
Non-RoHS
& Green
LM6172AMJFQV
5962F95604
01VPA Q ACO
01VPA Q >T
Non-RoHS
& Green
LM6172NABEM
EVAL ONLY
ACO
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
6-Oct-2021
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF LM6172QML, LM6172QML-SP :
Military : LM6172QML
•
Space : LM6172QML-SP
•
NOTE: Qualified Version Definitions:
Military - QML certified for Military and Defense Applications
•
Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application
•
Addendum-Page 3
MECHANICAL DATA
NAB0008A
J08A (Rev M)
www.ti.com
MECHANICAL DATA
NAC0016A
WG16A (RevG)
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated
相关型号:
©2020 ICPDF网 联系我们和版权申明