LM5110-3SD/NOPB [TI]
Dual 5A Compound Gate Driver with Negative Output Voltage Capability;
| 型号： | LM5110-3SD/NOPB |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | Dual 5A Compound Gate Driver with Negative Output Voltage Capability 栅 驱动 接口集成电路 |
| 文件： | 总20页 (文件大小：960K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
LM5110
www.ti.com
SNVS255A –MAY 2004–REVISED MAY 2004
LM5110 Dual 5A Compound Gate Driver with Negative Output Voltage Capability
Check for Samples: LM5110
1
FEATURES
PACKAGE
2
•
Independently Drives Two N-Channel
MOSFETs
•
•
SOIC-8
WSON-10 (4 mm x 4 mm)
•
Compound CMOS and Bipolar Outputs Reduce
Output Current Variation
DESCRIPTION
The LM5110 Dual Gate Driver replaces industry
standard gate drivers with improved peak output
current and efficiency. Each “compound” output driver
stage includes MOS and bipolar transistors operating
in parallel that together sink more than 5A peak from
•
•
5A sink/3A Source Current Capability
Two Channels can be Connected in Parallel to
Double the Drive Current
•
•
•
Independent Inputs (TTL Compatible)
Fast Propagation Times (25 ns Typical)
capacitive
loads.
Combining
the
unique
characteristics of MOS and bipolar devices reduces
drive current variation with voltage and temperature.
Separate input and output ground pins provide
Negative Drive Capability allowing the user to drive
MOSFET gates with positive and negative VGS
voltages. The gate driver control inputs are
referenced to a dedicated input ground (IN_REF).
The gate driver outputs swing from VCC to the output
ground VEE which can be negative with respect to
IN_REF. The ability to hold MOSFET gates off with a
negative VGS voltage reduces losses when driving
low threshold voltage MOSFETs often used as
Fast Rise and Fall Times (14 ns/12 ns Rise/Fall
with 2 nF Load)
•
•
•
Dedicated Input Ground Pin (IN_REF) for Split
Supply or Single Supply Operation
Outputs Swing from VCC to VEE which can be
Negative Relative to Input Ground
Available in Dual Non-inverting, Dual Inverting
and Combination Configurations
•
•
•
Shutdown Input Provides Low Power Mode
Supply Rail Under-voltage Lockout Protection
synchronous
rectifiers.
When
driving
with
Pin-out Compatible with Industry Standard
Gate Drivers
conventional positive only gate voltage, the IN_REF
and VEE pins are connected together and referenced
to
a
common ground. Under-voltage lockout
shutdown input pin are also
TYPICAL APPLICATIONS
protection and
a
provided. The drivers can be operated in parallel with
inputs and outputs connected to double the drive
current capability. This device is available in the
SOIC-8 and the thermally-enhanced WSON-10
packages.
•
•
•
•
Synchronous Rectifier Gate Drivers
Switch-mode Power Supply Gate Driver
Solenoid and Motor Drivers
Power Level Shifter
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2004, Texas Instruments Incorporated
LM5110
SNVS255A –MAY 2004–REVISED MAY 2004
www.ti.com
Pin Configurations
1
8
IN_REF
SHDN
10
1
IN_REF
IN_A
SHDN
2
3
9
8
OUT A
2
7
6
5
IN_A
OUT A
V
V
CC
EE
3
V
V
CC
EE
7
6
4
5
IN_B
OUT_B
NC
4
NC
IN_B
OUT_B
Figure 1. SOIC-8
Figure 2. WSON-10
NC - NOT CONNECTED
Block Diagram
V
CC
UVLO
18µA
IN_REF
SHDN
IN_A
OUT_A
LEVEL
SHIFT
V
EE
V
CC
IN_B
OUT_B
LEVEL
SHIFT
IN_REF
V
EE
Figure 3. Block Diagram of LM5110
2
Submit Documentation Feedback
Copyright © 2004, Texas Instruments Incorporated
Product Folder Links: LM5110
LM5110
www.ti.com
SNVS255A –MAY 2004–REVISED MAY 2004
Typical Application
VOUT
VIN
+10V
+5V
LM5110-1
LM5110-1
V
CC
V
CC
LM5025
CONTROLLER
OUT_A
OUT_B
IN_B
IN_A
OUT_B
OUT_A
OUT_B
IN_REF
IN_REF
FB
V
EE
V
EE
IN_A
IN_B
OUT_A
V
EE
V
EE
-3V
Single Supply
& Paralleled Inputs
and Outputs
Dual Supply
utilizing negative
Output voltage
Drive
Figure 4. Simplified Power Converter Using Synchronous Rectifiers
with Negative Off Gate Voltage
PIN DESCRIPTION
Pin
Description
Name
IN_REF
Description
Application Information
SOIC-8
WSON-10
1
1
Ground reference for control
inputs
Connect to VEE for standard positive only output voltage
swing. Connect to system logic ground reference for
positive and negative output voltage swing.
2
3
2
3
IN_A
VEE
‘A’ side control input
TTL compatible thresholds.
Power ground of the driver
outputs
Connect to either power ground or a negative gate drive
supply.
4
5
4
7
IN_B
‘B’ side control input
TTL compatible thresholds.
OUT_B
Output for the ‘B’ side driver.
Capable of sourcing 3A and sinking 5A. Voltage swing of
this output is from VCC to VEE
.
6
7
8
9
VCC
Positive supply
Locally decouple to VEE and IN_REF.
OUT_A.
Output for the ‘A’ side driver.
Capable of sourcing 3A and sinking 5A. Voltage swing of
this output is from VCC to VEE
.
8
10
nSHDN
Shutdown input pin
Pull below 1.5V to activate low power shutdown mode.
Copyright © 2004, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM5110
LM5110
SNVS255A –MAY 2004–REVISED MAY 2004
www.ti.com
Configuration Table
Part Number
LM5110-1M
“A” Output Configuration
“B” Output Configuration
Non-Inverting
Inverting
Package
Non-Inverting
Inverting
SOIC- 8
LM5110-2M
LM5110-3M
LM5110-1SD
LM5110-2SD
LM5110-3SD
SOIC- 8
Inverting
Non-Inverting
Non-Inverting
Inverting
SOIC- 8
Non-Inverting
Inverting
WSON-10
WSON-10
WSON-10
Inverting
Non-Inverting
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
VCC to VEE
−0.3V to 15V
−0.3V to 15V
−0.3V to 15V
−0.3V to 5V
−55°C to +150°C
+150°C
VCC to IN_REF
IN to IN_REF, nSHDN to IN_REF
IN_REF to VEE
Storage Temperature Range, TSTG
Maximum Junction Temperature, TJ(max)
Operating Junction Temperature
ESD Rating
+125°C
2kV
(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which
operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
Electrical Characteristics
TJ = −40°C to +125°C, VCC = 12V, VEE = IN_REF = 0V, nSHDN = VCC, No Load on OUT_A or OUT_B, unless otherwise
specified.
Symbol
Parameter
Conditions
CC−IN_REF and VCC−VEE
CC−IN_REF
Min
3.5
2.3
Typ
Max
14
Units
VCC Operating Range
V
V
V
V
VCCR
VCCH
VCC Under Voltage Lockout (rising)
2.9
3.5
VCC Under Voltage Lockout
Hysteresis
230
mV
ICC
VCC Supply Current (ICC
)
IN_A = IN_B = 0V (5110-1)
IN_A = IN_B = VCC (5110-2)
1
1
2
2
mA
µA
IN_A = VCC, IN_B = 0V
(5110-3)
1
2
ICCSD
VCC Shutdown Current (ICC
)
nSHDN = 0V
18
25
CONTROL INPUTS
VIH
VIL
HYS
IIL
Logic High
1.75
1.35
400
0.1
18
2.2
V
V
Logic Low
0.8
Input Hysteresis
Input Current Low
Input Current High
mV
IN_A=IN_B=VCC (5110-1-2-3)
IN_A=IN_B=VCC (5110-1)
IN_A=IN_B=VCC (5110-2)
IN_A=VCC (5110-3)
−1
10
−1
-1
1
25
1
IIH
0.1
0.1
18
µA
1
IN_B=VCC (5110-3)
10
25
SHUTDOWN INPUT
ISD Pull-up Current
nSHDN = 0 V
−18
−25
µA
4
Submit Documentation Feedback
Copyright © 2004, Texas Instruments Incorporated
Product Folder Links: LM5110
LM5110
www.ti.com
SNVS255A –MAY 2004–REVISED MAY 2004
Electrical Characteristics (continued)
TJ = −40°C to +125°C, VCC = 12V, VEE = IN_REF = 0V, nSHDN = VCC, No Load on OUT_A or OUT_B, unless otherwise
specified.
Symbol
VSDR
VSDH
OUTPUT DRIVERS
Parameter
Shutdown Threshold
Shutdown Hysteresis
Conditions
nSHDN rising
Min
Typ
1.5
Max
Units
V
0.8
2.2
165
mV
ROH
Output Resistance High
IOUT = −10 mA
30
50
Ω
Ω
ROL
Output Resistance Low
Peak Source Current
IOUT = + 10 mA
1.4
2.5
ISource
OUTA/OUTB = VCC/2,
200 ns Pulsed Current
3
5
A
A
ISink
Peak Sink Current
OUTA/OUTB = VCC/2,
200 ns Pulsed Current
SWITCHING CHARACTERISTICS
td1
Propagation Delay Time Low to
High, IN rising (IN to OUT)
CLOAD = 2 nF, see Figure 6
CLOAD = 2 nF, see Figure 6
25
25
40
40
ns
ns
td2
Propagation Delay Time High to
Low, IN falling (IN to OUT)
tr
tf
Rise Time
Fall Time
CLOAD = 2.0 nF, see Figure 6
CLOAD = 2 nF, see Figure 6
14
12
25
25
ns
ns
LATCHUP PROTECTION
AEC - Q100, Method 004
TJ = 150°C
500
mA
Timing Waveforms
50%
50%
50%
50%
INPUT
INPUT
t
t
D2
t
D1
t
D2
D1
OUTPUT
90%
90%
OUTPUT
10%
10%
t
f
t
r
t
t
r
f
(b)
(a)
Figure 5. Inverting Timing Waveforms
Figure 6. Non-Inverting Timing Waveforms
Copyright © 2004, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LM5110
LM5110
SNVS255A –MAY 2004–REVISED MAY 2004
www.ti.com
Typical Performance Characteristics
Supply Current vs Frequency
Supply Current vs Capacitive Load
100
10
1
1000
100
10
T
= 25°C
A
V
= 15V
CC
V
= 12V
CC
f = 500kHz
V
= 10V
CC
f = 100kHz
V
CC
= 5V
1
T
= 25°C
A
f = 10kHz
C
= 2200pF
L
0.1
0.1
1
10
100
1000
10k
1k
100
CAPACITIVE LOAD (pF)
FREQUENCY (kHz)
Figure 7.
Figure 8.
Rise and Fall Time vs Supply Voltage
Rise and Fall Time vs Temperature
20
18
16
14
12
10
20
18
16
T
A
= 25°C
V
CC
= 12V
C
= 2200pF
C
= 2200pF
L
L
t
r
t
r
14
t
f
t
f
12
10
4
5
6
7
8
9
10 11 12 13 14 15 16
-75 -50 -25
0
25 50
100 125 150 175
75
SUPPLY VOLTAGE (V)
TEMPERATURE (°C)
Figure 9.
Figure 10.
Rise and Fall Time vs Capacitive Load
Delay Time vs Supply Voltage
50
40
30
20
10
0
32.5
30
T
= 25°C
= 12V
T
= 25°C
A
A
V
C
= 2200pF
CC
L
27.5
25
t
D2
t
r
t
f
22.5
20
t
D1
17.5
100
1k
10k
4
6
8
10
12
14
16
CAPACITIVE LOAD (pF)
SUPPLY VOLTAGE (V)
Figure 11.
Figure 12.
6
Submit Documentation Feedback
Copyright © 2004, Texas Instruments Incorporated
Product Folder Links: LM5110
LM5110
www.ti.com
SNVS255A –MAY 2004–REVISED MAY 2004
Typical Performance Characteristics (continued)
Delay Time vs Temperature
RDSON vs Supply Voltage
32.5
30
3.25
65
55
V
= 12V
CC
T
I
= 25°C
A
C
= 2200pF
L
= 10mA
OUT
2.75
t
D2
27.5
R
OH
2.25
1.75
1.25
45
25
t
D1
35
25
15
R
OL
22.5
20
0.75
17.5
0
3
6
9
12
15
18
-75 -50 -25
0
25 50 75 100 125 150 175
SUPPLY VOLTAGE (V)
TEMPERATURE (°C)
Figure 13.
Figure 14.
UVLO Thresholds and Hysteresis vs Temperature
3.100
0.450
0.390
0.330
0.270
0.210
0.150
V
CCR
2.800
2.500
2.200
1.900
1.600
V
CCF
V
CCH
-75 -50 -25
0
25 50 75 100 125 150 175
TEMPERATURE (°C)
Figure 15.
Copyright © 2004, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM5110
LM5110
SNVS255A –MAY 2004–REVISED MAY 2004
www.ti.com
DETAILED OPERATING DESCRIPTION
LM5110 dual gate driver consists of two independent and identical driver channels with TTL compatible logic
inputs and high current totem-pole outputs that source or sink current to drive MOSFET gates. The driver output
consist of a compound structure with MOS and bipolar transistor operating in parallel to optimize current
capability over a wide output voltage and operating temperature range. The bipolar device provides high peak
current at the critical threshold region of the MOSFET VGS while the MOS devices provide rail-to-rail output
swing. The totem pole output drives the MOSFET gate between the gate drive supply voltage VCC and the power
ground potential at the VEE pin.
The control inputs of the drivers are high impedance CMOS buffers with TTL compatible threshold voltages. The
negative supply of the input buffer is connected to the input ground pin IN_REF. An internal level shifting circuit
connects the logic input buffers to the totem pole output drivers. The level shift circuit and separate input/output
ground pins provide the option of single supply or split supply configurations. When driving MOSFET gates from
a single positive supply, the IN_REF and VEE pins are both connected to the power ground. The LM5110 pinout
was designed for compatibility with industry standard gate drivers in single supply gate driver applications. Pin 1
(IN_REF) on the LM5110 is a no-connect on standard driver IC's. Connecting pin 1 to pin 3 (VEE) on the printed
circuit board accommodates the pin-out of both the LM5110 and competitive drivers.
The isolated input/output grounds provide the capability to drive the MOSFET to a negative VGS voltage for a
more robust and reliable off state. In split supply configuration, the IN_REF pin is connected to the ground of the
controller which drives the LM5110 inputs. The VEE pin is connected to a negative bias supply that can range
from the IN-REF as much as 14V below the VCC gate drive supply. The maximum recommended voltage
difference between VCC and IN_REF or between VCC and VEE is 14V. The minimum voltage difference between
VCC and IN_REF is 3.5V.
Enhancement mode MOSFETs do not inherently require a negative bias on the gate to turn off the FET.
However, certain applications may benefit from the capability of negative VGS voltage during turn-off including:
1. when the gate voltages cannot be held safely below the threshold voltage due to transients or coupling in the
printed circuit board.
2. when driving low threshold MOSFETs at high junction temperatures
3. when high switching speeds produce capacitive gate-drain current that lifts the internal gate potential of the
MOSFET
The two driver channels of the LM5110 are designed as identical cells. Transistor matching inherent to integrated
circuit manufacturing ensures that the ac and dc performance of the channels are nearly identical. Closely
matched propagation delays allow the dual driver to be operated as a single driver if inputs and output pins are
connected. The drive current capability in parallel operation is 2X the drive of either channel. Small differences in
switching speed between the driver channels will produce a transient current (shoot-through) in the output stage
when two output pins are connected to drive a single load. The efficiency loss for parallel operation has been
characterized at various loads, supply voltages and operating frequencies. The power dissipation in the LM5110
increases by less than 1% relative to the dual driver configuration when operated as a single driver with inputs
and outputs connected.
An Under-voltage lockout (UVLO) circuit is included in the LM5110, which senses the voltage difference between
VCC and the input ground pin, IN_REF. When the VCC to IN_REF voltage difference falls below 2.7V both driver
channels are disabled. The driver will resume normal operation when the VCC to IN_REF differential voltage
exceeds approximately 2.9V. UVLO hysteresis prevents chattering during brown-out conditions.
The Shutdown pin (nSHDN) is a TTL compatible logic input provided to enable/disable both driver channels.
When nSHDN is in the logic low state, the LM5110 is switched to a low power standby mode with total supply
current less than 25 µA. This function can be effectively used for start-up, thermal overload, or short circuit fault
protection. It is recommended that this pin be connected to VCC when the shutdown function is not being used.
The shutdown pin has an internal 18μA current source pull-up to VCC
.
The input pins of non-inverting drivers have an internal 18μA current source pull-down to IN-REF. The input pins
of inverting driver channels have neither pull-up nor pull-down current sources.
The LM5110 is available in dual non-inverting (-1), dual inverting (-2) and the combination inverting plus non-
inverting (-3) configurations. All three configurations are offered in the SOIC-8 and WSON-10 plastic packages.
8
Submit Documentation Feedback
Copyright © 2004, Texas Instruments Incorporated
Product Folder Links: LM5110
LM5110
www.ti.com
SNVS255A –MAY 2004–REVISED MAY 2004
Layout Considerations
Attention must be given to board layout when using LM5110. Some important considerations include:
1. A Low ESR/ESL capacitor must be connected close to the IC and between the VCC and VEE pins to support
high peak currents being drawn from VCC during turn-on of the MOSFET.
2. Proper grounding is crucial. The drivers need a very low impedance path for current return to ground
avoiding inductive loops. The two paths for returning current to ground are a) between LM5110 IN-REF pin
and the ground of the circuit that controls the driver inputs, b) between LM5110 VEE pin and the source of the
power MOSFET being driven. All these paths should be as short as possible to reduce inductance and be as
wide as possible to reduce resistance. All these ground paths should be kept distinctly separate to avoid
coupling between the high current output paths and the logic signals that drive the LM5110. A good method
is to dedicate one copper plane in a multi-layered PCB to provide a common ground surface.
3. With the rise and fall times in the range of 10 ns to 30 ns, care is required to minimize the lengths of current
carrying conductors to reduce their inductance and EMI from the high di/dt transients generated by the
LM5110.
4. The LM5110 SOIC footprint is compatible with other industry standard drivers. Simply connect IN_REF pin of
the LM5110 to VEE (pin 1 to pin 3) to operate the LM5110 in a standard single supply configuration.
5. If either channel is not being used, the respective input pin (IN_A or IN_B) should be connected to either
IN_REF or VCC to avoid spurious output signals. If the shutdown feature is not used, the nSHDN pin should
be connected to VCC to avoid erratic behavior that would result if system noise were coupled into a floating
’nSHDN’ pin.
Thermal Performance
INTRODUCTION
The primary goal of thermal management is to maintain the integrated circuit (IC) junction temperature (TJ) below
a specified maximum operating temperature to ensure reliability. It is essential to estimate the maximum TJ of IC
components in worst case operating conditions. The junction temperature is estimated based on the power
dissipated in the IC and the junction to ambient thermal resistance θJA for the IC package in the application board
and environment. The θJA is not a given constant for the package and depends on the printed circuit board
design and the operating environment.
DRIVE POWER REQUIREMENT CALCULATIONS IN LM5110
The LM5110 dual low side MOSFET driver is capable of sourcing/sinking 3A/5A peak currents for short intervals
to drive a MOSFET without exceeding package power dissipation limits. High peak currents are required to
switch the MOSFET gate very quickly for operation at high frequencies.
V
GATE
V
HIGH
Q1
R
G
V
TRIG
C
IN
Q2
The schematic above shows a conceptual diagram of the LM5110 output and MOSFET load. Q1 and Q2 are the
switches within the gate driver. RG is the gate resistance of the external MOSFET, and CIN is the equivalent gate
capacitance of the MOSFET. The gate resistance Rg is usually very small and losses in it can be neglected. The
equivalent gate capacitance is a difficult parameter to measure since it is the combination of CGS (gate to source
capacitance) and CGD (gate to drain capacitance). Both of these MOSFET capacitances are not constants and
vary with the gate and drain voltage. The better way of quantifying gate capacitance is the total gate charge QG
in coloumbs. QG combines the charge required by CGS and CGD for a given gate drive voltage VGATE
.
Copyright © 2004, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LM5110
LM5110
SNVS255A –MAY 2004–REVISED MAY 2004
www.ti.com
Assuming negligible gate resistance, the total power dissipated in the MOSFET driver due to gate charge is
approximated by
PDRIVER = VGATE x QG x FSW
where
•
FSW = switching frequency of the MOSFET
As an example, consider the MOSFET MTD6N15 whose gate charge specified as 30 nC for VGATE = 12V.
The power dissipation in the driver due to charging and discharging of MOSFET gate capacitances at switching
frequency of 300 kHz and VGATE of 12V is equal to
PDRIVER = 12V x 30 nC x 300 kHz = 0.108W.
If both channels of the LM5110 are operating at equal frequency with equivalent loads, the total losses will be
twice as this value which is 0.216W.
In addition to the above gate charge power dissipation, - transient power is dissipated in the driver during output
transitions. When either output of the LM5110 changes state, current will flow from VCC to VEE for a very brief
interval of time through the output totem-pole N and P channel MOSFETs. The final component of power
dissipation in the driver is the power associated with the quiescent bias current consumed by the driver input
stage and Under-voltage lockout sections.
Characterization of the LM5110 provides accurate estimates of the transient and quiescent power dissipation
components. At 300 kHz switching frequency and 30 nC load used in the example, the transient power will be 8
mW. The 1 mA nominal quiescent current and 12V VGATE supply produce a 12 mW typical quiescent power.
Therefore the total power dissipation
PD = 0.216 + 0.008 + 0.012 = 0.236W.
We know that the junction temperature is given by
TJ = PD x θJA + TA
Or the rise in temperature is given by
TRISE = TJ − TA = PD x θJA
For SOIC-8 package θJA is estimated as 170°C/W for the conditions of natural convection.
Therefore TRISE is equal to
TRISE = 0.236 x 170 = 40.1°C
For WSON-10 package, the integrated circuit die is attached to leadframe die pad which is soldered directly to
the printed circuit board. This substantially decreases the junction to ambient thermal resistance (θJA). θJA as low
as 40°C/W is achievable with the WSON10 package. The resulting TRISE for the dual driver example above is
thereby reduced to just 9.5 degrees.
CONTINUOUS CURRENT RATING OF LM5110
The LM5110 can deliver pulsed source/sink currents of 3A and 5A to capacitive loads. In applications requiring
continuous load current (resistive or inductive loads), package power dissipation, limits the LM5110 current
capability far below the 5A sink/3A source capability. Rated continuous current can be estimated both when
sourcing current to or sinking current from the load. For example when sinking, the maximum sink current can be
calculated as
T (MAX) - T
J
A
I
(MAX) :=
SINK
q
JA
· R (ON)
DS
where
•
RDS(on) is the on resistance of lower MOSFET in the output stage of LM5110
Consider TJ(max) of 125°C and θJA of 170°C/W for an SO-8 package under the condition of natural convection
and no air flow. If the ambient temperature (TA) is 60°C, and the RDS(on) of the LM5110 output at TJ(max) is
2.5Ω, this equation yields ISINK(max) of 391mA which is much smaller than 5A peak pulsed currents.
Similarly, the maximum continuous source current can be calculated as
10
Submit Documentation Feedback
Copyright © 2004, Texas Instruments Incorporated
Product Folder Links: LM5110
LM5110
www.ti.com
SNVS255A –MAY 2004–REVISED MAY 2004
T (MAX) - T
J
A
I
(MAX) :=
SOURCE
q
JA
· V
DIODE
where
•
VDIODE is the voltage drop across hybrid output stage which varies over temperature and can be assumed to
be about 1.1V at TJ(max) of 125°C
Assuming the same parameters as above, this equation yields ISOURCE(max) of 347mA.
Copyright © 2004, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LM5110
PACKAGE OPTION ADDENDUM
www.ti.com
26-Dec-2014
PACKAGING INFORMATION
Orderable Device
LM5110-1M/NOPB
LM5110-1MX/NOPB
Status Package Type Package Pins Package
Eco Plan
Lead/Ball Finish
MSL Peak Temp
Op Temp (°C)
-40 to 125
Device Marking
Samples
Drawing
Qty
(1)
(2)
(6)
(3)
(4/5)
ACTIVE
SOIC
SOIC
D
8
8
95
Green (RoHS
& no Sb/Br)
CU SN
CU SN
Call TI
Level-1-260C-UNLIM
5110
-1M
ACTIVE
D
2500
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
-40 to 125
5110
-1M
LM5110-1SD
NRND
WSON
WSON
DPR
DPR
10
10
1000
1000
TBD
Call TI
-40 to 125
-40 to 125
5110-1
5110-1
LM5110-1SD/NOPB
ACTIVE
Green (RoHS CU NIPDAU | CU SN
& no Sb/Br)
Level-1-260C-UNLIM
LM5110-1SDX/NOPB
LM5110-2M/NOPB
LM5110-2MX/NOPB
LM5110-2SD/NOPB
LM5110-3M/NOPB
LM5110-3MX/NOPB
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
WSON
SOIC
SOIC
WSON
SOIC
SOIC
DPR
D
10
8
4500
95
Green (RoHS
& no Sb/Br)
CU SN
CU SN
CU SN
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
-40 to 125
5110-1
Green (RoHS
& no Sb/Br)
5110
-2M
D
8
2500
1000
95
Green (RoHS
& no Sb/Br)
5110
-2M
DPR
D
10
8
Green (RoHS CU NIPDAU | CU SN
& no Sb/Br)
5110-2
Green (RoHS
& no Sb/Br)
CU SN
5110
-3M
D
8
2500
Green (RoHS
& no Sb/Br)
CU SN
5110
-3M
LM5110-3SD
NRND
WSON
WSON
DPR
DPR
10
10
1000
1000
TBD
Call TI
CU SN
Call TI
-40 to 125
-40 to 125
5110-3
5110-3
LM5110-3SD/NOPB
ACTIVE
Green (RoHS
& no Sb/Br)
Level-1-260C-UNLIM
LM5110-3SDX/NOPB
ACTIVE
WSON
DPR
10
4500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
-40 to 125
5110-3
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
26-Dec-2014
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
25-Mar-2015
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LM5110-1MX/NOPB
LM5110-1SD
SOIC
WSON
WSON
WSON
SOIC
D
8
2500
1000
1000
4500
2500
1000
2500
1000
1000
4500
330.0
178.0
180.0
330.0
330.0
180.0
330.0
178.0
178.0
330.0
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
12.4
6.5
4.3
4.3
4.3
6.5
4.3
6.5
4.3
4.3
4.3
5.4
4.3
4.3
4.3
5.4
4.3
5.4
4.3
4.3
4.3
2.0
1.3
1.1
1.3
2.0
1.1
2.0
1.3
1.3
1.3
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
8.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
12.0
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
Q1
DPR
DPR
DPR
D
10
10
10
8
LM5110-1SD/NOPB
LM5110-1SDX/NOPB
LM5110-2MX/NOPB
LM5110-2SD/NOPB
LM5110-3MX/NOPB
LM5110-3SD
WSON
SOIC
DPR
D
10
8
WSON
WSON
WSON
DPR
DPR
DPR
10
10
10
LM5110-3SD/NOPB
LM5110-3SDX/NOPB
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
25-Mar-2015
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LM5110-1MX/NOPB
LM5110-1SD
SOIC
WSON
WSON
WSON
SOIC
D
8
2500
1000
1000
4500
2500
1000
2500
1000
1000
4500
367.0
210.0
203.0
367.0
367.0
203.0
367.0
210.0
210.0
367.0
367.0
185.0
203.0
367.0
367.0
203.0
367.0
185.0
185.0
367.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
35.0
DPR
DPR
DPR
D
10
10
10
8
LM5110-1SD/NOPB
LM5110-1SDX/NOPB
LM5110-2MX/NOPB
LM5110-2SD/NOPB
LM5110-3MX/NOPB
LM5110-3SD
WSON
SOIC
DPR
D
10
8
WSON
WSON
WSON
DPR
DPR
DPR
10
10
10
LM5110-3SD/NOPB
LM5110-3SDX/NOPB
Pack Materials-Page 2
MECHANICAL DATA
DPR0010A
SDC10A (Rev A)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
Automotive and Transportation www.ti.com/automotive
Communications and Telecom www.ti.com/communications
Amplifiers
Data Converters
DLP® Products
DSP
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
dsp.ti.com
Clocks and Timers
Interface
www.ti.com/clocks
interface.ti.com
logic.ti.com
www.ti.com/industrial
www.ti.com/medical
Medical
Logic
Security
www.ti.com/security
Power Mgmt
Microcontrollers
RFID
power.ti.com
Space, Avionics and Defense
Video and Imaging
www.ti.com/space-avionics-defense
www.ti.com/video
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
OMAP Applications Processors
Wireless Connectivity
TI E2E Community
e2e.ti.com
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated
相关型号：
LM5110-3SDX/NOPB
IC 5 A 2 CHANNEL, BUF OR INV BASED PRPHL DRVR, QCC10, LLP-10, Peripheral Driver
NSC
©2020 ICPDF网 联系我们和版权申明