LM25122QPWPTQ1 [TI]
符合 AEC-Q100 标准的具有多相功能的 3V 至 42V 宽输入电压同步升压控制器 | PWP | 20 | -40 to 125;型号: | LM25122QPWPTQ1 |
厂家: | TEXAS INSTRUMENTS |
描述: | 符合 AEC-Q100 标准的具有多相功能的 3V 至 42V 宽输入电压同步升压控制器 | PWP | 20 | -40 to 125 控制器 |
文件: | 总48页 (文件大小:2738K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Sample &
Buy
Support &
Community
Reference
Design
Product
Folder
Tools &
Software
Technical
Documents
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
LM25122-Q1 具有多相功能的宽输入同步升压控制器
1 特性
2 应用
1
•
符合 AEC-Q100 1 级标准(TA = –40°C 至
125°C)
•
•
•
•
12V、24V 和 48V 电源系统
汽车启停
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
最高输入电压:42V
音频电源
最低输入电压:3V(启动时为 4.5V)
输出电压最高可达 50V
旁路 (VOUT = VIN) 运行
精度为 ±1.0% 的 1.2V 基准
自由运行和同步开关频率最高可达 600 kHz
峰值电流模式控制
高电流升压电源
3 说明
LM25122 是一款支持多相位的同步升压控制器,面向
高效同步升压稳压器 应用。此控制方法基于峰值电流
模式控制。电流模式控制可提供内部线路前馈、逐周期
电流限制和简化的环路补偿。
稳健耐用的 3A 集成栅极驱动器
自适应死区时间控制
开关频率最高可通过编程设定为 600kHz。通过两个支
持自适应死区时间控制的稳健耐用 N 通道金属氧化物
半导体场效应晶体管 (MOSFET) 栅极驱动器来实现更
高效率。一个用户可选二极管仿真模式还可实现断续模
式运行,以提高轻负载时的效率。
可选二极管仿真模式
可编程逐周期电流限制
断续模式过载保护
可编程线路欠压闭锁 (UVLO)
可编程软启动
一个内部电荷泵可针对高侧同步开关实现 100% 占空
比(旁路运行)。一个 180º 相移时钟输出可实现简单
多相位交叉配置。其他 功能 包括:热关断、频率同
步、断续模式电流限制和可调线路欠压锁定。
热关断保护
低关断静态电流:9μA
可编程斜率补偿
可编程跳周模式减少待机功耗
允许使用外部 VCC 电源
电感器分布式直流电阻 (DCR) 电流感应功能
多相位功能
器件信息(1)
器件型号
封装
封装尺寸(标称值)
LM25122-Q1
HTSSOP (20)
6.50mm x 4.40mm
耐热增强型 20 引脚散热薄型小外形尺寸封装
(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。
(HTSSOP)
简化的应用示意图
V
V
OUT
IN
+
VCC
CSN
BST
SW
LO
HO
COMP
FB
CSP
VIN
UVLO
SLOPE
RES
SS
SYNCIN/RT
SYNCOUT
MODE
PGND
AGND
OPT
LM25122
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
English Data Sheet: SNVSAF0
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
目录
7.3 Feature Description................................................. 13
7.4 Device Functional Modes........................................ 20
Application and Implementation ........................ 23
8.1 Application Information............................................ 23
8.2 Typical Application .................................................. 32
Power Supply Recommendations...................... 40
1
2
3
4
5
6
特性.......................................................................... 1
应用.......................................................................... 1
说明.......................................................................... 1
修订历史记录 ........................................................... 2
Pin Configuration and Functions......................... 3
Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 5
6.3 Recommended Operating Conditions....................... 5
6.4 Thermal Information.................................................. 5
6.5 Electrical Characteristics........................................... 6
6.6 Typical Characteristics.............................................. 9
Detailed Description ............................................ 12
7.1 Overview ................................................................. 12
7.2 Functional Block Diagram ....................................... 12
8
9
10 Layout................................................................... 40
10.1 Layout Guidelines ................................................. 40
10.2 Layout Example .................................................... 40
11 器件和文档支持 ..................................................... 41
11.1 社区资源................................................................ 41
11.2 商标....................................................................... 41
11.3 静电放电警告......................................................... 41
11.4 Glossary................................................................ 41
12 机械、封装和可订购信息....................................... 41
7
4 修订历史记录
Changes from Original (December 2015) to Revision A
Page
•
产品预览至量产数据版本 ....................................................................................................................................................... 1
2
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
5 Pin Configuration and Functions
PWP Package
20-Pin HTSSOP With Exposed Pad
Top View
SYNCOUT
OPT
1
2
3
4
5
6
7
8
20
19
18
17
16
15
14
13
12
11
BST
HO
CSN
SW
CSP
VCC
VIN
LO
EP
UVLO
PGND
RES
SS
SYNCIN/RT
AGND
MODE
SLOPE
COMP
9
10
FB
Pin Functions
PIN
TYPE(1)
DESCRIPTION
NAME
NO.
AGND
9
G
Analog ground connection. Return for the internal voltage reference and analog circuits.
High-side driver supply for bootstrap gate drive. Connect to the cathode of the external bootstrap
diode and to the bootstrap capacitor. The bootstrap capacitor supplies current to charge the high-
side N-channel MOSFET gate and should be placed as close to controller as possible. An internal
BST charge pump will supply 200-µA current into bootstrap capacitor for bypass operation.
BST
20
P
Output of the internal error amplifier. The loop compensation network should be connected between
this pin and the FB pin.
COMP
CSN
11
3
O
I
Inverting input of current sense amplifier. Connect to the negative-side of the current sense resistor.
Non-inverting input of current sense amplifier. Connect to the positive-side of the current sense
resistor.
CSP
4
I
Feedback. Inverting input of the internal error amplifier. A resistor divider from the output to this pin
sets the output voltage level. The regulation threshold at the FB pin is 1.2 V. The controller is
configured as slave mode if the FB pin voltage is above 2.7 V at initial power-on.
FB
10
I
High-side N-channel MOSFET gate drive output. Connect to the gate of the high-side synchronous
N-channel MOSFET switch through a short, low inductance path.
HO
LO
19
16
O
O
Low-side N-channel MOSFET gate drive output. Connect to the gate of the low-side N-channel
MOSFET switch through a short, low inductance path.
Switching mode selection pin. 700-kΩ pullup and 100-kΩ pulldown resistor internal hold MODE pin
to 0.15 V as a default. By adding external pullup or pulldown resistor, MODE pin voltage can be
programmed. When MODE pin voltage is greater than 1.2 V diode emulation mode threshold,
forced PWM mode is enabled, allowing current to flow in either direction through the high-side N-
channel MOSFET switch. When MODE pin voltage is less than 1.2 V, the controller works in diode
emulation mode. Skip cycle comparator is activated as a default. If MODE pin is grounded, the
controller still operates in diode emulation mode, but the skip cycle comparator will not be triggered
in normal operation, this enables pulse skipping operation at light load.
MODE
13
I
Clock synchronization selection pin. This pin also enables/disables SYNCOUT related with
master/slave configuration. The OPT pin should not be left floating.
OPT
2
I
Power ground connection pin for low-side N-channel MOSFET gate driver. Connect directly to the
source terminal of the low-side N-channel MOSFET switch.
PGND
15
G
The restart timer pin for an external capacitor that configures hiccup mode off-time and restart delay
during over load conditions. Connect directly to the AGND when hiccup mode operation is not
required.
RES
14
O
(1) G = Ground, I = Input, O = Output, P = Power
Copyright © 2015, Texas Instruments Incorporated
3
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Pin Functions (continued)
PIN
TYPE(1)
DESCRIPTION
NAME
NO.
SLOPE
12
I
I
Slope compensation is programmed by a single resistor between SLOPE and the AGND.
Soft-start programming pin. An external capacitor and an internal 10-μA current source set the ramp
rate of the internal error amplifier reference during soft-start.
SS
7
Switching node of the boost regulator. Connect to the bootstrap capacitor, the source terminal of the
high-side N-channel MOSFET switch and the drain terminal of the low-side N-channel MOSFET
switch through short, low inductance paths.
SW
18
I/O
The internal oscillator frequency is programmed by a single resistor between RT and the AGND.
The internal oscillator can be synchronized to an external clock by applying a positive pulse signal
into this SYNCIN pin. The recommended maximum internal oscillator frequency in master
configuration is 1.2 MHz which leads to 600 kHz maximum switching frequency.
SYNCIN/RT
SYNCOUT
8
1
I
Clock output pin. SYNCOUT provides 180º shifted clock output for an interleaved operation.
SYNCOUT pin can be left floating when it is not used. See Slave Mode and SYNCOUT section.
O
Undervoltage lockout programming pin. If the UVLO pin is below 0.4 V, the regulator is in the
shutdown mode with all functions disabled. If the UVLO pin voltage is greater than 0.4 V and below
1.2 V, the regulator is in standby mode with the VCC regulator operational and no switching at the
HO and LO outputs. If the UVLO pin voltage is above 1.2 V, the startup sequence begins. A 10-μA
current source at UVLO pin is enabled when UVLO exceeds 1.2 V and flows through the external
UVLO resistors to provide hysteresis. The UVLO pin should not be left floating.
UVLO
6
I
VCC bias supply pin. Locally decouple to PGND using a low ESR/ESL capacitor located as close to
controller as possible.
VCC
VIN
EP
17
5
P/O/I
P/I
Supply voltage input source for the VCC regulator. Connect to input capacitor and source power
supply connection with short, low impedance paths.
Exposed pad of the package. No internal electrical connections. Should be soldered to the large
ground plane to reduce thermal resistance.
EP
N/A
6 Specifications
6.1 Absolute Maximum Ratings(1)
Over operating free-air temperature range (unless otherwise noted)
MIN
–0.3
–0.3
–5.0
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
–40
MAX
UNIT
V
Input
VIN, CSP, CSN
BST to SW, FB, MODE, UVLO, OPT, VCC(2)
50
15
V
SW
60
V
BST
75
V
SS, SLOPE, SYNCIN/RT
CSP to CSN, PGND
HO to SW
7
V
0.3
V
BST to SW+0.3
V
Output(3)
LO
VCC+0.3
7
V
COMP, RES, SYNCOUT
Junction Temperature
Storage temperature
V
Thermal
Tstg
150
ºC
°C
–55
150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Unless
otherwise specified, all voltages are referenced to AGND pin.
(2) See Application Information when input supply voltage is less than the VCC voltage.
(3) All output pins are not specified to have an external voltage applied.
4
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
6.2 ESD Ratings
VALUE
±2000
±1000
UNIT
Human body model (HBM), per AEC Q100-002(1)
Corner pins (1, 10, 11,
V(ESD)
Electrostatic discharge
V
Charged device model (CDM), per AEC
Q100-011
and 20)
Other pins
±1000
(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
6.3 Recommended Operating Conditions(1)
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX UNIT
Input supply voltage(2)
VIN
4.5
42
14
14
V
V
V
V
Low-side driver bias voltage
High-side driver bias voltage
VCC
BST to SW
3.8
3
Current sense common mode CSP, CSN
range(2)
42
Switch node voltage
Junction temperature
SW
TJ
50
V
–40
125
ºC
(1) Recommended Operating Conditions are conditions under which operation of the device is intended to be functional, but does not
guarantee specific performance limits.
(2) Minimum VIN operating voltage is always 4.5 V. The minimum input power supply voltage can be 3.0 V after start-up, assuming VIN
voltage is supplied from an available external source.
6.4 Thermal Information
LM25122-Q1
PWP
(HTSSOP)
20 PINS
36.0
THERMAL METRIC(1)
UNIT
RθJA
Junction-to-ambient thermal resistance
ºC/W
ºC/W
ºC/W
ºC/W
ºC/W
ºC/W
RθJC(top)
RθJB
Junction-to-case (top) thermal resistance
Junction-to-board thermal resistance
20.1
16.8
ψJT
Junction-to-top characterization parameter
Junction-to-board characterization parameter
Junction-to-case (bottom) thermal resistance
0.4
ψJB
16.7
ψJCbot
1.7
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Copyright © 2015, Texas Instruments Incorporated
5
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
6.5 Electrical Characteristics
Unless otherwise specified, these specifications apply for –40°C ≤ TJ ≤ +125°C, VVIN = 12 V, VVCC = 8.3 V, RT = 20 kΩ, no
load on LO and HO. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference
purposes only.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VIN SUPPLY
ISHUTDOWN VIN shutdown current
IBIAS VIN operating current (exclude
the current into RT resistor)
VUVLO = 0 V
9
4
17
5
µA
VUVLO = 2 V, non-switching
mA
VCC REGULATOR
VCC(REG) VCC regulation
No load
6.9
50
7.6
8.3
0.25
0.5
V
V
VVIN = 4.5 V, no external load
VVIN = 4.5 V, IVCC = 25 mA
VVCC = 0 V
VCC dropout (VIN to VCC)
0.28
62
V
VCC sourcing current limit
mA
mA
mA
V
VVCC = 8.3 V
3.5
4.5
4.0
5
8
VCC operating current (exclude
the current into RT resistor)
IVCC
VVCC = 12 V
VCC rising, VVIN = 4.5 V
VCC falling, VVIN = 4.5 V
3.9
4.1
3.7
VCC undervoltage threshold
VCC undervoltage hysteresis
V
0.385
V
UNDERVOLTAGE LOCKOUT
UVLO threshold
UVLO rising
VUVLO = 1.4 V
UVLO rising
1.17
7
1.20
10
1.23
13
V
µA
V
UVLO hysteresis current
UVLO standby enable threshold
UVLO standby enable hysteresis
0.3
0.4
0.1
0.5
0.125
V
MODE
Diode emulation mode threshold MODE rising
Diode emulation mode hysteresis
Default MODE voltage
1.20
145
1.24
0.1
1.28
170
V
V
155
mV
V
COMP rising, measured at COMP
1.290
1.245
40
Default skip cycle threshold
Skip cycle hysteresis
COMP falling, measured at COMP
Measured at COMP
V
mV
ERROR AMPLIFIER
VREF FB reference voltage
Measured at FB, VFB= VCOMP
VFB= VREF
1.188
1.200
5
1.212
0.25
V
nA
V
FB input bias current
ISOURCE = 2 mA, VVCC = 4.5 V
ISOURCE = 2 mA, VVCC = 12 V
ISINK = 2 mA
2.75
3.40
VOH
COMP output high voltage
V
VOL
AOL
fBW
COMP output low voltage
DC gain
V
80
3
dB
MHz
V
Unity gain bandwidth
Slave mode threshold
FB rising
2.7
3.4
500
2.9
OSCILLATOR
fSW1
Switching frequency 1
RT = 20 kΩ
400
450
1.2
2.5
2.0
kHz
V
RT output voltage
RT sync rising threshold
RT sync falling threshold
Minimum sync pulse width
RT rising
RT falling
V
1.6
V
100
ns
SYNCOUT
OPT
SYNCOUT high-state voltage
SYNCOUT low-state voltage
ISYNCOUT = –1 mA
ISYNCOUT = 1 mA
3.3
4.3
V
V
0.15
0.25
6
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Electrical Characteristics (continued)
Unless otherwise specified, these specifications apply for –40°C ≤ TJ ≤ +125°C, VVIN = 12 V, VVCC = 8.3 V, RT = 20 kΩ, no
load on LO and HO. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference
purposes only.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Synchronization selection
threshold
OPT rising
2.0
3.0
4.0
V
SLOPE COMPENSATION
SLOPE output voltage
1.17
1.20
1.23
V
V
RSLOPE = 20 kΩ, fSW = 100 kHz, 50%
duty cycle, TJ = –40ºC to +125ºC
1.375
1.650
1.925
VSLOPE
Slope compensation amplitude
RSLOPE= 20 kΩ, fSW= 100 kHz, 50% duty
cycle, TJ = 25ºC
1.400
7.5
1.650
1.900
12
V
SOFT-START
ISS-SOURCE SS current source
VSS = 0 V
10
13
µA
SS discharge switch RDS-ON
PWM COMPARATOR
Ω
VVCC = 5.5 V
330
560
150
300
1.10
1.10
400
750
ns
ns
ns
ns
V
tLO-OFF
Forced LO off-time
VVCC = 4.5 V
RSLOPE = 20 kΩ
RSLOPE = 200 kΩ
TJ = –40ºC to +125ºC
TJ = 25ºC
tON-MIN
Minimum LO on-time
0.95
1.00
1.25
1.20
COMP to PWM voltage drop
V
CURRENT SENSE / CYCLE-BY-CYCLE CURRENT LIMIT
CSP to CSN, TJ = –40ºC to +125ºC
65.5
67.0
75.0
75.0
7
87.5
86.0
mV
mV
mV
mV
V/V
µA
Cycle-by-cycle current limit
threshold
VCS-TH1
CSP to CSN, TJ = 25ºC
CSP to CSN, rising
CSP to CSN, falling
VCS-ZCD Zero cross detection threshold
Current sense amplifier gain
0.5
6
12
10
12
11
1
ICSP
ICSN
CSP input bias current
CSN input bias current
Bias current matching
CS to LO delay
µA
ICSP - ICSN
–1.75
1.15
3.75
1.25
µA
Current sense / current limit delay
150
ns
HICCUP MODE RESTART
VRES
Restart threshold
RES rising
RES rising
1.20
4.2
V
V
VHCP-
UPPER
Hiccup counter upper threshold
RES rising,
VVIN = VVCC = 4.5 V
3.6
2.15
1.85
V
V
V
RES falling
VHCP-
LOWER
Hiccup counter lower threshold
RES current source1
RES falling,
VVIN = VVCC = 4.5 V
IRES-
SOURCE1
Fault-state charging current
20
30
5
40
µA
µA
µA
IRES-SINK1 RES current sink1
Normal-state discharging current
IRES-
SOURCE2
RES current source2
Hiccup mode off-time charging current
10
IRES-SINK2 RES current sink2
Hiccup cycle
Hiccup mode off-time discharging current
5
8
µA
Cycles
Ω
RES discharge switch RDS-ON
40
Ratio of hiccup mode off-time to
restart delay time
122
HO GATE DRIVER
Copyright © 2015, Texas Instruments Incorporated
7
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Electrical Characteristics (continued)
Unless otherwise specified, these specifications apply for –40°C ≤ TJ ≤ +125°C, VVIN = 12 V, VVCC = 8.3 V, RT = 20 kΩ, no
load on LO and HO. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference
purposes only.
PARAMETER
HO high-state voltage drop
HO low-state voltage drop
HO rise time (10% to 90%)
HO fall time (90% to 10%)
TEST CONDITIONS
IHO = –100 mA, VOHH = VBST –VHO
IHO = 100 mA, VOLH = VHO –VSW
CLOAD = 4700 pF, VBST = 12 V
CLOAD = 4700 pF, VBST = 12 V
VHO = 0 V, VSW = 0 V, VBST = 4.5 V
VHO = 0 V, VSW = 0 V, VBST = 7.6 V
VHO = VBST = 4.5 V
MIN
TYP
0.15
0.1
25
MAX
0.24
0.18
UNIT
V
VOHH
VOLH
V
ns
ns
A
20
0.8
1.9
1.9
3.2
IOHH
Peak HO source current
Peak HO sink current
A
A
IOLH
IBST
VHO = VBST= 7.6 V
A
BST charge pump sourcing
current
VVIN = VSW = 9.0 V , VBST - VSW = 5.0 V
100
5.3
200
6.2
8.5
µA
V
BST to SW, IBST= –70 μA,
VVIN = VSW = 9.0 V
6.75
9
BST charge pump regulation
BST to SW, IBST = –70 μA,
VVIN = VSW = 12 V
7
V
BST to SW undervoltage
BST DC bias current
2.0
3.0
30
3.5
45
V
VBST - VSW = 12 V, VSW = 0 V
µA
LO GATE DRIVER
VOHL
VOLL
LO high-state voltage drop
ILO = –100 mA, VOHL = VVCC –VLO
ILO = 100 mA, VOLL = VLO
CLOAD = 4700 pF
0.15
0.1
25
0.25
0.17
V
V
LO low-state voltage drop
LO rise time (10% to 90%)
LO fall time (90% to 10%)
ns
ns
A
CLOAD = 4700 pF
20
VLO = 0 V, VVCC = 4.5 V
VLO = 0 V
0.8
2.0
1.8
3.2
IOHL
Peak LO source current
Peak LO sink current
A
VLO = VVCC = 4.5 V
VLO = VVCC
A
IOLL
A
SWITCHING CHARACTERISTICS
tDLH
tDHL
LO fall to HO rise delay
HO fall to LO rise delay
No load, 50% to 50%
No load, 50% to 50%
50
60
80
80
115
105
ns
ns
THERMAL
TSD
Thermal shutdown
Temperature rising
165
25
ºC
ºC
Thermal shutdown hysteresis
8
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
6.6 Typical Characteristics
5.00
6.00
5.00
4.00
3.00
2.00
1.00
0.00
4.00
3.00
SINK
SINK
2.00
1.00
0.00
SOURCE
SOURCE
4
5
6
7
8
9
10
11
12
13
14
4
5
6
7
8
9
10
11
12
13
14
C001
C001
VBST - VSW [V]
VVCC [V]
VVIN = 12 V
VSW = 0 V
VVIN = 12 V
Figure 1. HO Peak Current vs VBST - VSW
Figure 2. LO Peak Current vs VVCC
100.00
90.00
80.00
70.00
60.00
50.00
40.00
30.00
20.00
10.00
0.00
100
95
90
85
80
75
70
65
60
55
50
tDHL
tDHL
tDLH
tDLH
4
5
6
7
8
9
10
11
12
-50
-25
0
25
50
75
100
125
150
C001
VVCC [V]
C001
Temperature [°C]
VVIN = 12 V
VSW = 12 V CLOAD = 2600pF
1 V to 1 V
Figure 3. Dead Time vs VVCC
Figure 4. Dead Time vs Temperature
100.0
90.0
80.0
70.0
60.0
50.0
40.0
30.0
20.0
10.0
20
15
10
5
tDHL
tDLH
0.0
0
0
10
20
30
40
50
60
-50
-25
0
25
50
75
100
125
150
C001
VSW [V]
C001
Temperature [°C]
VVIN = 12 V
VVCC = 7.6 V CLOAD = 2600pF
1 V to 1 V
Figure 5. Dead Time vs VSW
Figure 6. ISHUTDOWN vs Temperature
Copyright © 2015, Texas Instruments Incorporated
9
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Typical Characteristics (continued)
8
6
4
2
0
8
No load
6
4
2
0
No load
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14
0
10
20
30
40
50
60
70
80
C001
C001
VVIN [V]
IVCC [mA]
Figure 8. VVCC vs VVIN
Figure 7. VVCC vs IVCC
15
10
5
40
30
20
10
0
180
ACL=101, COMP unload
ICSP
135
90
45
0
PHASE
ICSN
GAIN
0
-10
-45
-50
-25
0
25
50
75
100
125
150
1000
10000
100000
1000000
10000000
C002
FREQUENCY [Hz]
C001
Temperature [°C]
Figure 9. Error Amp Gain and Phase
vs Frequency
Figure 10. ICSP, ICSN vs Temperature
15.0
300
280
260
240
220
200
180
160
140
120
100
IBST = -70uA
VVIN=VSW=9V
10.0
5.0
0.0
4
9
14
19
-50
-25
0
25
50
75
100
125
150
C001
C001
VSW [V]
Temperature [°C]
Figure 11. VBST-SW vs VSW
Figure 12. IBST vs Temperature
10
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Typical Characteristics (continued)
80
90
85
80
75
70
65
60
VVIN=VCSP
75
70
4
5
6
7
8
9
10
11
12
-50
-25
0
25
50
75
100
125
150
C001
C001
VVIN [V]
Temperature [°C]
Figure 13. VCS-TH1 vs VVIN
Figure 14. VCS-TH1 vs Temperature
12.00
11.00
10.00
9.00
8.00
7.00
6.00
5.00
4.00
3.00
2.00
1.00
VSW = 12V
VSW = 9V
VVIN = VSW
IBST = -70uA
0.00
-50
-25
0
25
50
75
100
125
150
C001
Temperature [°C]
Figure 15. VBST-SW vs Temperature
Copyright © 2015, Texas Instruments Incorporated
11
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
7 Detailed Description
7.1 Overview
The LM25122 wide input range synchronous boost controller features all of the functions necessary to implement
a highly efficient synchronous boost regulator. The regulator control method is based upon peak current mode
control. Peak current mode control provides inherent line feed-forward and ease of loop compensation. This
highly integrated controller provides strong high-side and low-side N-channel MOSFET drivers with adaptive
dead-time control. The switching frequency is user programmable up to 600 kHz set by a single resistor or
synchronized to an external clock. The LM25122’s 180º shifted clock output enables easy multi-phase
configuration.
The control mode of high-side synchronous switch can be configured as either forced PWM (FPWM) or diode
emulation mode. Fault protection features include cycle-by-cycle current limiting, hiccup mode over load
protection, thermal shutdown and remote shutdown capability by pulling down the UVLO pin. The UVLO input
enables the controller when the input voltage reaches a user selected threshold, and provides a tiny 9 μA
shutdown quiescent current when pulled low. The device is available in 20-pin HTSSOP package featuring an
exposed pad to aid in thermal dissipation.
7.2 Functional Block Diagram
V
IN
R
S
L
IN
C
IN
CSP
CSN
VIN
10uA
LM25122
1.2V
R
UV2
STANDBY
-
+
VCC
A=10
VIN
UVLO
0.4V/0.3V
VCC
Regulator
CS
AMP
R
UV1
-
+
SHUTDOWN
C
VCC
SLOPE
BST Charge Pump
D
BST
R
SLOPE
SLOPE
Generator
6 ì 109
VSENSE1
VSLOPE
=
BST
ì
RSLOPE
fSW
V
OUT
C
Q
H
HF
VSENSE2
1.2 V
C
BST
-
+
COMP
FB
HO
SW
+
-
LEVEL SHIFT
DIODE EMULATION
750mV
+
-
C
R
ZCD threshold
COMP
COMP
C
OUT
-
ERR
AMP
C/L
Comparator
+
+
VCC
1.2V
Q
L
LO
ADAPTIVE
TIMER
PWM
Comparator
CLK
PWM
C
SS
S
R
Q
Q
10uA
1.2V
SS
Skip Cycle
R
FB2
FB1
Comparator
30uA
10uA
700k
40mV
20mV
Hysteresis
-
RESTART
TIMER
+
-
MODE
+
R
CLK
1.2V
+
-
Diode
Emulation
Clock Generator
/SYNC Detector
100k
fCLK / 2
or
fCLK
RES
5uA
C
RES
Diode
Emulation
Comparator
SYNCIN/RT
AGND PGND
SYNCOUT
OPT
R
T
12
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
7.3 Feature Description
7.3.1 Undervoltage Lockout (UVLO)
The LM25122 features a dual level UVLO circuit. When the UVLO pin voltage is less than the 0.4-V UVLO
standby enable threshold, the LM25122 is in the shutdown mode with all functions disabled. The shutdown
comparator provides 0.1 V of hysteresis to avoid chatter during transition. If the UVLO pin voltage is greater than
0.4 V and below 1.2 V during power up, the controller is in standby mode with the VCC regulator operational and
no switching at the HO and LO outputs. This feature allows the UVLO pin to be used as a remote shutdown
function by pulling the UVLO pin down below the UVLO standby enable threshold with an external open collector
or open drain device.
V
IN
UVLO Hysteresis
Current
UVLO
Threshold
R
UV2
UVLO
-
+
STANDBY
UVLO Standby
Enable Threshold
R
UV1
-
SHUTDOWN
SHUTDOWN
STANDBY
+
Figure 16. UVLO Remote Standby and Shutdown Control
If the UVLO pin voltage is above the 1.2-V UVLO threshold and VCC voltage exceeds the VCC UV threshold, a
startup sequence begins. UVLO hysteresis is accomplished with an internal 10-μA current source that is
switched on or off into the impedance of the UVLO setpoint divider. When the UVLO pin voltage exceeds 1.2 V,
the current source is enabled to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls
below the 1.2-V UVLO threshold, the current source is disabled causing the voltage at the UVLO pin to quickly
fall. In addition to the UVLO hysteresis current source, a 5-μs deglitch filter on both rising and falling edge of
UVLO toggling helps preventing chatter upon power up or down.
An external UVLO setpoint voltage divider from the supply voltage to AGND is used to set the minimum input
operating voltage of the regulator. The divider must be designed such that the voltage at the UVLO pin is greater
than 1.2 V when the input voltage is in the desired operating range. The maximum voltage rating of the UVLO
pin is 15 V. If necessary, the UVLO pin can be clamped with an external zener diode. The UVLO pin should not
be left floating. The values of RUV1 and RUV2 can be determined from Equation 1 and Equation 2.
VHYS
RUV2
=
W
» ÿ
⁄
10ꢀA
1.2V ìRUV2
-1.2V
(1)
RUV1
=
W
» ÿ
⁄
V
IN(STARTUP)
(2)
where
•
•
VHYS is the desired UVLO hysteresis
VIN(STARTUP) is the desired startup voltage of the regulator during turn-on.
Typical shutdown voltage during turn-off can be calculated as follows:
= VIN(STARTUP) - VHYS[V]
V
IN(SHUTDOWN)
(3)
7.3.2 High Voltage VCC Regulator
The LM25122 contains an internal high voltage regulator that provides typical 7.6 V VCC bias supply for the
controller and N-channel MOSFET drivers. The input of VCC regulator, VIN, can be connected to an input
voltage source as high as 42 V. The VCC regulator turns on when the UVLO pin voltage is greater than 0.4 V.
When the input voltage is below the VCC setpoint level, the VCC output tracks VIN with a small dropout voltage.
The output of the VCC regulator is current limited at 50 mA minimum.
Copyright © 2015, Texas Instruments Incorporated
13
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Feature Description (continued)
Upon power-up, the VCC regulator sources current into the capacitor connected to the VCC pin. The
recommended capacitance range for the VCC capacitor is 1.0 μF to 47 μF and is recommended to be at least 10
times greater than CBST value. When operating with a VIN voltage less than 6 V, the value of VCC capacitor
should be 4.7 µF or greater.
The internal power dissipation of the LM25122 device can be reduced by supplying VCC from an external supply.
If an external VCC bias supply exists and the voltage is greater than 9 V and below 14.5 V. The external VCC
bias supply can be applied to the VCC pin directly through a diode, as shown in Figure 17.
External VCC Supply
VCC
C
LM25122
VCC
Figure 17. External Bias Supply when 9 V<VEXT<14.5 V
Shown in Figure 18 is a method to derive the VCC bias voltage with an additional winding on the boost inductor.
This circuit must be designed to raise the VCC voltage above VCC regulation voltage to shut off the internal VCC
regulator.
VCC
+
nìVIN
+
nìVOUT
+
nì(VOUT -VIN
)
1 : n
V
IN
V
OUT
+
+
Figure 18. External Bias Supply using Transformer
The VCC regulator series pass transistor includes a diode between VCC and VIN that should not be fully forward
biased in normal operation, as shown in Figure 19. If the voltage of the external VCC bias supply is greater than
the VIN pin voltage, an external blocking diode is required from the input power supply to the VIN pin to prevent
the external bias supply from passing current to the input supply through VCC. The need for the blocking diode
should be evaluated for all applications when the VCC is supplied by the external bias supply. Especially, when
the input power supply voltage is less than 4.5 V, the external VCC supply should be provided and the external
blocking diode is required.
V
IN
VIN
LM25122
External VCC Supply
VCC
Figure 19. VIN Configuration when VVIN < VVCC
14
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Feature Description (continued)
7.3.3 Oscillator
The LM25122 switching frequency is programmable by a single external resistor connected between the RT pin
and the AGND pin. The resistor should be located very close to the device and connected directly to the RT pin
and AGND pin. To set a desired switching frequency (fSW), the resistor value can be calculated from Equation 4.
9ì109
fSW
RT =
W
» ÿ
⁄
(4)
7.3.4 Slope Compensation
For duty cycles greater than 50%, peak current mode regulators are subject to sub-harmonic oscillation. Sub-
harmonic oscillation is normally characterized by observing alternating wide and narrow duty cycles. This sub-
harmonic oscillation can be eliminated by a technique, which adds an artificial ramp, known as slope
compensation, to the sensed inductor current.
Additional slope
Sensed Inductor Current
I
ì
10
=
ì
R
S
LIN
t
ON
Figure 20. Slope Compensation
The amount of slope compensation is programmable by a single resistor connected between the SLOPE pin and
the AGND pin. The amount of slope compensation can be calculated as follows:
6x109
VSLOPE
=
xD [V]
fSW x RSLOPE
where
V
IN
D = 1-
VOUT
•
(5)
(6)
RSLOPE value can be determined from the following equation at minimum input voltage:
LIN ì 6ì109
RSLOPE
=
W
» ÿ
⁄
»
ÿ
ìRS ì10
K ì VOUT - V
IN(MIN)
⁄
where
•
K=0.82~1 as a default
From the previous equation, K can be calculated over the input range as follows:
LIN ì 6ì109
V ìRS ì10ìRSLOPE
≈
’
K = 1+
ìD'
∆
÷
÷
◊
∆
«
IN
where
V
'
IN
D =
VOUT
•
(7)
In any case, K should be greater than at least 0.5. At higher switching frequency over 500 kHz, K factor is
recommended to be greater than or equal to 1 because the minimum on-time affects the amount of slope
compensation due to internal delays.
Copyright © 2015, Texas Instruments Incorporated
15
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Feature Description (continued)
The sum of sensed inductor current and slope compensation should be less than COMP output high voltage
(VOH) for proper startup with load and proper current limit operation. This limits the minimum value of RSLOPE to
be:
5.7ì109
V
≈
’
÷
◊
IN MIN
(
)
∆
RSLOPE
>
ì 1.2 -
W
» ÿ
⁄
∆
÷
fSW
VOUT
«
•
This equation can be used in most cases
8ì109
fSW
RSLOPE
>
W
» ÿ
⁄
•
This conservative selection should be considered when VIN(MIN) < 5.5 V
The SLOPE pin cannot be left floating.
7.3.5 Error Amplifier
The internal high-gain error amplifier generates an error signal proportional to the difference between the FB pin
voltage and the internal precision 1.2-V reference. The output of the error amplifier is connected to the COMP pin
allowing the user to provide a Type 2 loop compensation network.
RCOMP, CCOMP and CHF configure the error amplifier gain and phase characteristics to achieve a stable voltage
loop. This network creates a pole at DC, a mid-band zero (fZ_EA) for phase boost, and a high frequency pole
(fP_EA). The minimum recommended value of RCOMP is 2 kΩ. See the Feedback Compensation section.
1
fZ_EA
=
Hz
» ÿ
⁄
2pìRCOMP ìCCOMP
(9)
1
fP_EA
=
Hz
» ÿ
⁄
≈
∆
«
’
÷
◊
CCOMP ìCHF
CCOMP + CHF
2pìRCOMP
ì
(10)
7.3.6 PWM Comparator
The PWM comparator compares the sum of sensed inductor current and slope compensation ramp to the
voltage at the COMP pin through a 1.2-V internal COMP to PWM voltage drop, and terminates the present cycle
when the sum of sensed inductor current and slope compensation ramp is greater than VCOMP –1.2 V.
I
LIN
R
S
CSP
CSN
A=10
CS
AMP
R
SLOPE
SLOPE
Generator
V
OUT
REF
R
FB2
+
+
-
+
-
FB
-
PWM
Comparator
Error
Amplifier
1.2 V
R
C
COMP
COMP
COMP
R
FB1
C
(optional)
HF
Type 2 Compensation Components
Figure 21. Feedback Configuration and PWM Comparator
16
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Feature Description (continued)
7.3.7 Soft-Start
The soft-start feature helps the regulator to gradually reach the steady state operating point, thus reducing
startup stresses and surges. The LM25122 regulates the FB pin to the SS pin voltage or the internal 1.2-V
reference, whichever is lower. The internal 10-μA soft-start current source gradually increases the voltage on an
external soft-start capacitor connected to the SS pin. This results in a gradual rise of the output voltage starting
from the input voltage level to the target output voltage. Soft-start time (tSS) varies by the input supply voltage, is
calculated from Equation 11.
≈
’
÷
◊
CSS ì1.2V
10ꢀA
V
IN
tSS
=
ì 1-
sec
» ÿ
∆
⁄
VOUT
«
(11)
When the UVLO pin voltage is greater than the 1.2-V UVLO threshold and VCC voltage exceeds the VCC UV
threshold, an internal 10-μA soft-start current source turns on. At the beginning of this soft-start sequence, VSS
should be allowed to fall down below 25 mV by the internal SS pulldown switch. The SS pin can be pulled down
by external switch to stop switching, but pulling up to enable switching is not allowed. The startup delay (see
Figure 22) should be long enough for high-side boot capacitor to be fully charged up by internal BST charge
pump.
The value of CSS should be large enough to charge the output capacitor during soft-start time.
10ꢀA ì VOUT COUT
CSS
>
ì
F
» ÿ
⁄
1.2V
IOUT
(12)
Standby
Shut down
0.4V
1.2V
UVLO
VCC
VCC UV threshold
Startup delay
10µA
1.2V
current
source
SS
LO
HO-SW
V
IN
t
SS
VOUT
Figure 22. Startup Sequence
Copyright © 2015, Texas Instruments Incorporated
17
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Feature Description (continued)
7.3.8 HO and LO Drivers
The LM25122 contains strong N-channel MOSFET gate drivers and an associated high-side level shifter to drive
the external N-channel MOSFET switches. The high-side gate driver works in conjunction with an external boot
diode DBST, and bootstrap capacitor CBST. During the on-time of the low-side N-channel MOSFET driver, the SW
pin voltage is approximately 0 V and the CBST is charged from VCC through the DBST. A 0.1-μF or larger ceramic
capacitor, connected with short traces between the BST and SW pin, is recommended.
The LO and HO outputs are controlled with an adaptive dead-time methodology which insures that both outputs
are never enabled at the same time. When the controller commands LO to be enabled, the adaptive dead-time
logic first disables HO and waits for HO-SW voltage to drop. LO is then enabled after a small delay (HO Fall to
LO Rise Delay). Similarly, the HO turn-on is delayed until the LO voltage has discharged. HO is then enabled
after a small delay (LO Fall to HO Rise Delay). This technique insures adequate dead-time for any size N-
channel MOSFET device, especially when VCC is supplied by a higher external voltage source. Be careful when
adding series gate resistors, as this may decrease the effective dead-time.
Care should be exercised in selecting the N-channel MOSFET devices threshold voltage, especially if the VIN
voltage range is below the VCC regulation level or a bypass operation is required. If the bypass operation is
required, especially when output voltage is less than 12 V, a logic level device should be selected for the high-
side N-channel MOSFET. During startup at low input voltages, the low-side N-channel MOSFET switch’s gate
plateau voltage should be sufficient to completely enhance the N-channel MOSFET device. If the low-side N-
channel MOSFET drive voltage is lower than the low-side N-channel MOSFET device gate plateau voltage
during startup, the regulator may not start up properly and it may stick at the maximum duty cycle in a high
power dissipation state. This condition can be avoided by selecting a lower threshold N-channel MOSFET switch
or by increasing VIN(STARTUP) with the UVLO pin voltage programming.
7.3.9 Bypass Operation (VOUT = VIN)
The LM25122 allows 100% duty cycle operation for the high-side synchronous switch when the input supply
voltage is equal to or greater than the target output voltage. An internal 200 μA BST charge pump maintains
sufficient high-side driver supply voltage to keep the high-side N-channel MOSFET switch on without the power
stage switching. The internal BST charge pump is enabled when the UVLO pin voltage is greater than 1.2 V and
the VCC voltage exceeds the VCC UV threshold. The BST charge pump generates 5.3-V minimum BST to SW
voltage when SW voltage is greater than 9 V. This requires minimum 9 V boost output voltage for proper bypass
operation. The leakage current of the boot diode should be always less than the BST charge pump sourcing
current to maintain a sufficient driver supply voltage at both low and high temperatures. Forced PWM mode is
the recommended PWM configuration when bypass operation is required.
7.3.10 Cycle-by-Cycle Current Limit
The LM25122 features a peak cycle-by-cycle current limit function. If the CSP to CSN voltage exceeds the 75-
mV cycle-by-cycle current limit threshold, the current limit comparator immediately terminates the LO output.
For the case where the inductor current may overshoot, such as inductor saturation, the current limit comparator
skips pulses until the current has decayed below the current limit threshold. Peak inductor current in current limit
can be calculated as follows:
75mV
IPEAK(CL)
=
A
» ÿ
⁄
RS
(13)
7.3.11 Clock Synchronization
The SYNCIN/RT pin can be used to synchronize the internal oscillator to an external clock. A positive going
synchronization clock at the RT pin must exceed the RT sync rising threshold and negative going
synchronization clock at RT pin must exceed the RT sync falling threshold to trip the internal synchronization
pulse detector.
18
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Feature Description (continued)
In Master1 mode, two types of configurations are allowed for clock synchronization. With the configuration in
Figure 23, the frequency of the external synchronization pulse is recommended to be within +40% and –20% of
the internal oscillator frequency programmed by the RT resistor. For example, 900-kHz external synchronization
clock and 20-kΩ RT resistor are required for 450-kHz switching in master1 mode. The internal oscillator can be
synchronized by AC coupling a positive edge into the RT pin. A 5-V amplitude pulse signal coupled through 100-
pF capacitor is a good starting point. The RT resistor is always required with AC coupling capacitor with the
Figure 23 configuration, whether the oscillator is free running or externally synchronized.
Care should be taken to guarantee that the RT pin voltage does not go below –0.3 V at the falling edge of the
external pulse. This may limit the duty cycle of external synchronization pulse. There is approximately 400-ns
delay from the rising edge of the external pulse to the rising edge of LO.
fSYNC
SYNCIN/RT
C
SYNC
R
T
LM25122
Figure 23. Oscillator Synchronization Through AC Coupling in Master1 Mode
With the configuration in Figure 24, the internal oscillator can be synchronized by connecting the external
synchronization clock into the RT pin through RT resistor with free of the duty cycle limit. The output stage of the
external clock source should be a low impedance totem-pole structure. Default logic state of fSYNC should be low.
fSYNC
SYNCIN/RT
R
T
LM25122
Figure 24. Oscillator Synchronization Through a Resistor in Master1 Mode
In master2 and slave modes, this external synchronization clock should be directly connected to the RT pin and
always provided continuously. The internal oscillator frequency can be either of two times faster than switching
frequency or the same as the switching frequency by configuring the combination of FB and OPT pins (see
Table 1).
7.3.12 Maximum Duty Cycle
When operating with a high PWM duty cycle, the low-side N-channel MOSFET device is forced off each cycle.
This forced LO off-time limits the maximum duty cycle of the controller. When designing a boost regulator with
high switching frequency and high duty cycle requirements, a check should be made of the required maximum
duty cycle. The minimum input supply voltage which can achieve the target output voltage is estimated from
Equation 14.
V
= fSW ì VOUT ì(750ns + margin) [V]
IN(MIN)
(14)
In normal operation, about 100 ns of margin is recommended.
7.3.13 Thermal Protection
Internal thermal shutdown circuitry is provided to protect the controller in the event the maximum junction
temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low-power shutdown
mode, disabling the output drivers, disconnection switch and the VCC regulator. This feature is designed to
prevent overheating and destroying the device.
Copyright © 2015, Texas Instruments Incorporated
19
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
7.4 Device Functional Modes
7.4.1 MODE Control (Forced PWM Mode and Diode Emulation Mode)
A fully synchronous boost regulator implemented with a high-side switch rather than a diode has the capability to
sink current from the output in certain conditions such as light load, overvoltage or load transient. The LM25122
can be configured to operate in either forced PWM mode or diode emulation mode.
In forced PWM mode (FPWM), reverse current flow in high-side N-channel MOSFET switch is allowed and the
inductor current conducts continuously at light or no load conditions. The benefit of the forced PWM mode is fast
light load to heavy load transient response and constant frequency operation at light or no load conditions. To
enable forced PWM mode, connect the MODE pin to VCC or tie to a voltage greater than 1.2 V. In FPWM mode,
reverse current flow is not limited.
In diode emulation mode, current flow in the high-side switch is only permitted in one direction (source to drain).
Turn-on of the high-side switch is allowed if CSP to CSN voltage is greater than 7 mV rising threshold of zero
current detection during low-side switch on-time. If CSP to CSN voltage is less than 6 mV falling threshold of
zero current detection during high-side switch on-time, reverse current flow from output to input through the high-
side N-channel MOSFET switch is prevented and discontinuous conduction mode of operation is enabled by
latching off the high-side N-channel MOSFET switch for the remainder of the PWM cycle. A benefit of the diode
emulation is lower power loss at light load conditions.
1.2 V
COMP
+
-
40mV
Hysteresis
SkipCycle
1.2V
-
+
700k
20mV
Default
150mV
Skip Cycle
Comparator
+
-
MODE
1.2V
Diode
Emulation
100k
+
-
Figure 25. MODE Selection
During startup the LM25122 forces diode emulation, for startup into a pre-biased load, while the SS pin voltage is
less than 1.2 V. Forced diode emulation is terminated by a pulse from PWM comparator when SS is greater than
1.2 V. If there are no LO pulses during the soft-start period, a 350-ns one-shot LO pulse is forced at the end of
soft-start to help charge the boot strap capacitor. Due to the internal current sense delay, configuring the
LM25122 for diode emulation mode should be carefully evaluated if the inductor current ripple ratio is high and
when operating at very high switching frequency. The transient performance during full load to no load in FPWM
mode should also be verified.
7.4.2 MODE Control (Skip Cycle Mode and Pulse Skipping Mode)
Light load efficiency of the regulator typically drops as the losses associated with switching and bias currents of
the converter become a significant percentage of the total power delivered to the load. In order to increase the
light load efficiency the LM25122 provides two types of light load operation in diode emulation mode.
The skip cycle mode integrated into the LM25122 controller reduces switching losses and improves efficiency at
light load condition by reducing the average switching frequency. Skip cycle operation is achieved by the skip
cycle comparator. When a light load condition occurs, the COMP pin voltage naturally decreases, reducing the
peak current delivered by the regulator. During COMP voltage falling, the skip cycle threshold is defined as
VMODE –20 mV and during COMP voltage rising, it is defined as VMODE +20 mV. There is 40mV of internal
hysteresis in the skip cycle comparator.
20
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Device Functional Modes (continued)
When the voltage at PWM comparator input falls below VMODE –20 mV, both HO and LO outputs are disabled.
The controller continues to skip switching cycles until the voltage at PWM comparator input increases to VMODE
+20 mV, demanding more inductor current. The number of cycles skipped depends upon the load and the
response time of the frequency compensation network. The internal hysteresis of skip cycle comparator helps to
produce a long skip cycle interval followed by a short burst of pulses. An internal 700 kΩ pullup and 100 kΩ
pulldown resistor sets the MODE pin to 0.15 V as a default. Since the peak current limit threshold is set to 750
mV, the default skip threshold corresponds to approximately 17% of the peak level. In practice the skip level will
be lower due to the added slope compensation. By adding an external pullup resistor to SLOPE or VCC pin or
adding an external pulldown resistor to the ground, the skip cycle threshold can be programmed. Because the
skip cycle comparator monitors the PWM comparator input which is proportional to the COMP voltage, skip cycle
operation is not recommended when the bypass operation is required.
Conventional pulse skipping operation can be achieved by connecting the MODE pin to ground. The negative 20-
mV offset at the positive input of skip cycle comparator ensures the skip cycle comparator will not trigger in
normal operation. At light or no load conditions, the LM25122 skips LO pulses if the pulse width required by the
regulator is less than the minimum LO on-time of the device. Pulse skipping appears as a random behavior as
the error amplifier struggles to find an average pulse width for LO in order to maintain regulation at light or no
load conditions.
7.4.3 Hiccup Mode Over-Load Protection
If cycle-by-cycle current limit is reached during any cycle, a 30-μA current is sourced into the RES capacitor for
the remainder of the clock cycle. If the RES capacitor voltage exceeds the 1.2-V restart threshold, a hiccup mode
over load protection sequence is initiated; The SS capacitor is discharged to GND, both LO and HO outputs are
disabled, the voltage on the RES capacitor is ramped up and down between 2-V hiccup counter lower threshold
and 4-V hiccup counter upper threshold eight times by 10-μA charge and 5-μA discharge currents. After the
eighth cycles, the SS capacitor is released and charged by the 10-μA soft-start current again. If a 3-V zener
diode is connected in parallel with the RES capacitor, the regulator enters into the hiccup mode off mode and
then never restarts until UVLO shutdown is cycled. Connect RES pin directly to the AGND when the hiccup
mode operation is not used.
IRES = 10µA
IRES = -5µA
4V
2.0V
1.2V
Count to Eight
IRES = 30µA
RES
Restart Delay tRD
Hiccup Mode Off-time tRES
SS
HO
LO
Figure 26. Hiccup Mode Over-Load Protection
7.4.4 Slave Mode and SYNCOUT
The LM25122 is designed to easily implement dual (or higher) phase boost converters by configuring one
controller as a master and all others as slaves. Slave mode is activated by connecting the FB pin to the VCC pin.
The FB pin is sampled during initial power-on and if a slave configuration is detected, the state is latched. In the
slave mode, the error amplifier is disabled and has a high impedance output, 10 μA hiccup mode off-time
charging current and 5-μA hiccup mode off-time discharging current are disabled, 5-μA normal-state RES
discharging current and 10-μA soft-start charging current are disabled, 30 μA fault-state RES charging current is
changed to 35 μA. 10-μA UVLO hysteresis current source works the same as master mode. Also, in slave mode,
the internal oscillator is disabled, and an external synchronization clock is required.
Copyright © 2015, Texas Instruments Incorporated
21
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Device Functional Modes (continued)
The SYNCOUT function provides a 180º phase shifted clock output, enabling easy dual-phase interleaved
configuration. By directly connecting master1 SYNCOUT to slave1 SYNCIN, the switching frequency of slave
controller is synchronized to the master controller with 180º phase shift. In master mode, if OPT pin is tied to
GND, an internal oscillator clock divided by two with 50% duty cycle is provided to achieve an 180º phase-shifted
operation in two phase interleaved configuration. Switching frequency of master controller is half of the external
clock frequency with this configuration. If the OPT pin voltage is higher than 2.7-V OPT threshold or the pin is
tied to VCC, SYNCOUT is disabled and the switching frequency of master controller becomes the same as the
external clock frequency. An external synchronization clock should be always provided and directly connected to
SYNCIN for master2, slave1 and slave2 configurations. See Interleaved Boost Configuration section for detailed
information.
Table 1. LM25122 Multiphase Configuration
MULTIPHASE
CONFIGURATION
ERROR
AMPLIFIER
FB
OPT
SWITCHING FREQUENCY
SYNCOUT
Master1
Slave1
Master2
Slave2
Feedback
VCC
GND
GND
VCC
VCC
Enable
Disable
Enable
Disable
fSYNC/2, Free running with RT resistor
fSYNC, No free running
fSYNC/2, fSW –180º
Disable
Feedback
VCC
fSYNC, No free running
Disable
fSYNC/2, No free running
fSYNC/2, fSW –180º
22
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The LM25122 device is a step-up dc-dc converter. The device is typically used to convert a lower dc voltage to a
higher dc voltage. Use the following design procedure to select component values for the LM25122 device.
Alternately, use the WEBENCH® software to generate a complete design. The WEBENCH software uses an
iterative design procedure and accesses a comprehensive database of components when generating a design.
This section presents a simplified discussion of the design process.
8.1.1 Feedback Compensation
The open loop response of a boost regulator is defined as the product of modulator transfer function and
feedback transfer function. When plotted on a dB scale, the open loop gain is shown as the sum of modulator
gain and feedback gain. The modulator transfer function of a current mode boost regulator including a power
stage transfer function with an embedded current loop can be simplified as one pole, one zero and one Right
Half Plane (RHP) zero system.
Modulator transfer function is defined as follows:
≈
’ ≈
’
s
s
1+
ì 1-
∆
∆
«
÷ ∆
÷ ∆
◊ «
÷
÷
◊
Ù
&
&
VOUT(s)
Z _ESR
Z _RHP
= AM ì
Ù
≈
’
VCOMP(s)
s
1+
∆
∆
«
÷
÷
◊
&
P _LF
where
D'
2
RLOAD
AM(ModulatorDCgain) =
ì
RS_EQ ì AS
•
•
•
2
&P _LF(Load pole) =
RLOAD ìCOUT
1
&
Z _ESR(ESR zero) =
RESR ìCOUT
' 2
RLOAD ì(D )
&
Z _RHP(RHP zero) =
LIN_EQ
•
L
R
S
IN
L
=
, R
=
S_EQ
IN_EQ
•
•
n
n
n is the number of the phase.
(15)
If the ESR of COUT (RESR) is small enough and the RHP zero frequency is far away from the target crossover
frequency, the modulator transfer function can be further simplified to one pole system and the voltage loop can
be closed with only two loop compensation components, RCOMP and CCOMP, leaving a single pole response at the
crossover frequency. A single pole response at the crossover frequency yields a very stable loop with 90 degrees
of phase margin.
Copyright © 2015, Texas Instruments Incorporated
23
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Application Information (continued)
The feedback transfer function includes the feedback resistor divider and loop compensation of the error
amplifier. RCOMP, CCOMP and optional CHF configure the error amplifier gain and phase characteristics, create a
pole at origin, a low frequency zero and a high frequency pole.
Feedback transfer function is defined as follows:
s
1+
Ù
&
VCOMP
Z _EA
-
= AFB ì
Ù
≈
∆
«
’
VOUT
s
sì 1+
∆
÷
÷
◊
&
P_EA
where
1
AFB(Feedback DC gain) =
RFB2 ì C
+ CHF
COMP
•
•
•
1
&
Z _EA (Low frequency zero) =
RCOMP ì CCOMP
1
&P _EA (High frequency pole) =
RCOMP ìCHF
(16)
The pole at the origin minimizes the output steady state error. The low frequency zero should be placed to cancel
the load pole of the modulator. The high frequency pole can be used to cancel the zero created by the output
capacitor ESR or to decrease noise susceptibility of the error amplifier. By placing the low frequency zero an
order of magnitude less than the crossover frequency, the maximum amount of phase boost can be achieved at
the crossover frequency. The high frequency pole should be placed beyond the crossover frequency since the
addition of CHF adds a pole in the feedback transfer function.
The crossover frequency (open loop bandwidth) is usually selected between one twentieth and one fifth of the
fSW. In a simplified formula, the estimated crossover frequency can be defined as:
RCOMP
fCROSS
=
ìD' [Hz]
pìRS_EQ ìRFB2 ì AS ìCOUT
where
V
'
IN
D =
VOUT
•
(17)
For higher crossover frequency, RCOMP can be increased, while proportionally decreasing CCOMP. Conversely,
decreasing RCOMP while proportionally increasing CCOMP, results in lower bandwidth while keeping the same zero
frequency in the feedback transfer function.
The modulator transfer function can be measured by a network analyzer and the feedback transfer function can
be configured for the desired open loop transfer function. If the network analyzer is not available, step load
transient tests can be performed to verify acceptable performance. The step load goal is minimum
overshoot/undershoot with a damped response.
8.1.2 Sub-Harmonic Oscillation
Peak current mode regulator can exhibit unstable behavior when operating above 50% duty cycle. This behavior
is known as sub-harmonic oscillation and is characterized by alternating wide and narrow pulses at the SW pin.
Sub-harmonic oscillation can be prevented by adding an additional slope voltage ramp (slope compensation) on
top of the sensed inductor current. By choosing K ≥ 0.82~1.0, the sub-harmonic oscillation will be eliminated
even with wide varying input voltage.
24
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Application Information (continued)
In time-domain analysis, the steady-state inductor current starting from an initial point returns to the same point.
When the amplitude of an end cycle current error (dI1) caused by an initial perturbation (dI0) is less than the
amplitude of dI0 or dI1/dI0 > –1, the perturbation naturally disappears after a few cycles. When dl1/dl0< –1, the
initial perturbation no longer disappear, it results in sub-harmonic oscillation in steady-state.
Steady-State
Inductor Current
dI0
tON
dI1
Inductor Current with
Initial Perturbation
Figure 27. Effect of Initial Perturbation when dl1/dl0 < -1
dI1/dI0 can be calculated as:
dI1
1
= 1-
dI0
K
(18)
The relationship between dI1/dI0 and K factor is illustrated graphically in the following.
Figure 28. dl1/dl0 vs K Factor
The absolute minimum value of K is 0.5. When K < 0.5, the amplitude of dl1 is greater than the amplitude of dl0
and any initial perturbation results in sub-harmonic oscillation. If K=1, any initial perturbation will be removed in
one switching cycle. This is known as one-cycle damping. When –1 < dl1/dl0 < 0, any initial perturbation will be
under-damped. Any perturbation will be over-damped when 0 < dl1/dl0 < 1.
In the frequency-domain, Q, the quality factor of sampling gain term in modulator transfer function, is used to
predict the tendency for sub-harmonic oscillation, which is defined as:
1
Q =
p K - 0.5
(19)
Copyright © 2015, Texas Instruments Incorporated
25
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Application Information (continued)
The relationship between Q and K factor is illustrated in Figure 29.
Figure 29. Sampling Gain Q vs K Factor
The recommended absolute minimum value of K is 0.5. High gain peaking when K is less than 0.5 results sub-
harmonic oscillation at fSW/2. A higher value of K factor may introduce additional phase shift near the crossover
frequency, but has the benefit of reducing noise susceptibility in current loop. The maximum allowable value of K
factor can be calculated by the maximum crossover frequency equation in frequency analysis formulas in
Table 2.
Table 2. Boost Regulator Frequency Analysis
SIMPLIFIED FORMULA
COMPREHENSIVE FORMULA(1)
≈
’
≈
∆
«
’
≈
’
≈
’
s
s
s
s
1+
ì 1-
∆
∆
«
÷
÷
◊
∆
÷
÷
◊
∆
∆
«
÷
÷
◊
∆
÷
÷
◊
1+
ì 1-
∆
«
Ù
Ù
wZ _ESR
wZ _RHP
&
&
VOUT
s
VOUT(s)
MODULATOR TRANSER
FUNCTION
(
)
)
ZESR
ZRHP
= AM
ì
= AM
ì
Ù
Ù
≈
’
≈
’
≈
’
≈
’
VCOMP
s
VCOMP(s)
(
s
s
s
s2
s
1+
ì 1+
ì 1+
+
∆
∆
«
÷
÷
◊
∆
÷
÷
◊
∆
÷
÷
◊
1+
∆
∆
«
÷
÷
◊
2
∆
«
∆
«
&
&
&
P_HF
wP _LF
&
n
P_LF
p _ESR
RLOAD
RS _EQ ì AS
D'
(2)
AM
=
ì
Modulator DC gain
2
RLOAD ì(D')2
(2)
RHP zero
&
=
Z _RHP
LIN_EQ
1
1
&
=
&
=
ESR zero
Z _ESR
Z _ESR
RESR ìCOUT
RESR1 ìCOUT1
1
&
=
ESR pole
Not considered
P _ESR
RESR1 ì COUT1 / /COUT2
2
&
=
Dominant load pole
P _LF
RLOAD ìCOUT
fSW
&
=
P _HF
K - 0.5
Sampled gain inductor pole
Not considered
or
&
= Qì&n
P _HF
(1) Comprehensive equation includes an inductor pole and a gain peaking at fSW/2, which is caused by sampling effect of the current mode
control. Also, it assumes that a ceramic capacitor COUT2 (No ESR) is connected in parallel with COUT1. RESR1 represents ESR of COUT1
.
VOUT
IOUT of each phase ìn
, and COUT = COUT of each phase x n, where n =
LIN
n
RS
n
RLOAD
=
LIN_EQ
=
RS _EQ =
(2) With multiphase configuration,
number of phases.
,
,
26
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Application Information (continued)
Table 2. Boost Regulator Frequency Analysis (continued)
SIMPLIFIED FORMULA
COMPREHENSIVE FORMULA(1)
1
Q =
Quality factor
Not considered
p K - 0.5
&
SW
&
=
= pì fSW
n
2
Sub-harmonic double pole
Not considered
or
fSW
2
fn
=
LIN ì 6ì109
IN ìRS ì10ìRSLOPE
≈
’
֓D'
K factor
K = 1
K = ∆1+
∆
÷
V
«
◊
s
1+
Ù
&
VCOMP(s)
Z _EA
FEEDBACK TRANSFER
FUNCTION
-
= AFB ì
Ù
≈
∆
«
’
VOUT(s)
s
sì 1+
∆
÷
÷
◊
&
P _EA
1
AFB
=
Feedback DC gain
Mid-band Gain
RFB2 ì(CCOMP + CHF
)
RCOMP
AFB _MID
=
RFB2
1
&
=
Low frequency zero
High frequency pole
Z _EA
RCOMP ìCCOMP
1
1
&
=
&
=
P _EA
P _EA
RCOMP ì C
/ /CCOMP
RCOMP ìCHF
CHF
≈
’
≈
∆
«
’
≈
’
≈
’
s
s
s
s
s
s
1+
ì 1-
∆
∆
«
÷
÷
◊
∆
÷
÷
◊
1+
∆1+
÷ì∆1-
÷
÷
◊
1+
∆
÷ ∆
&
&
&
&
Z _RHP
&
&
Z _EA
Z_ESR
Z_RHP
Z _ESR
Z_EA
«
◊ «
T
s
( )
= AM ì AFB
ì
ì
T s = AM ì AFB
ì
ì
OPEN LOOP RESPONSE
(
)
s
s
s
s2
≈
’
≈
’
≈
’
≈
’
≈
’
≈
’
s
s
s
sì 1+
1+
ì
1+
ì ∆1+
+
÷
÷
◊
∆
÷
÷
◊
∆
∆
«
÷
÷
◊
∆
∆
«
÷
÷
◊
1+
sì 1+
∆
∆
«
÷
÷
◊
∆
÷
÷
◊
2
∆
«
∆
«
&
∆
«
&
&
&
PHF
&
&
&
P _EA
P _LF
p _ESR
n
P_LF
P_EA
(3)
RCOMP
Crossover frequency
fCROSS
=
ìD'
Use graphic tool
(Open loop band width)
pìRS_EQ ìRFB2 ì AS ìCOUT
fSW
1+ 4ìQ2 -1
≈
∆
«
’
◊
fCROSS_MAX
=
ì
÷
4ìQ
&
fSW
Maximum cross over
frequency(4)
or
&
Z_RHP
fCROSS_MAX
=
or
whichever is smaller
5
2ì pì 4
Z _RHP
2ì pì 4
, whichever is smaller
RLOAD ìCOUT
4ìRCOMP
V
IN
&
Z_RHP
CCOMP
=
D' =
fCROSS
<
&
= &P _LF
&
= &Z _ESR
VOUT
Z _EA
P _EA
2ì pì10
(3) Assuming
,
,
,
, and
.
(4) The frequency at which 45º phase shift occurs in modulator phase characteristics.
Copyright © 2015, Texas Instruments Incorporated
27
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
8.1.3 Interleaved Boost Configuration
Interleaved operation offers many advantages in single output, high current applications such as higher
efficiency, lower component stresses and reduced input and output ripple. For dual phase interleaved operation,
the output power path is split reducing the input current in each phase by one-half. Ripple currents in the input
and output capacitors are reduced significantly since each channel operates 180 degrees out of phase from the
other. Shown in Figure 30 is a normalized (IRMS/IOUT) output capacitor ripple current vs duty cycle for both a
single phase and dual phase boost converter, where IRMS is the output current ripple RMS.
Figure 30. Normalized Output Capacitor RMS Ripple Current
To configure for dual phase interleaved operation, one device should be configured as a master and the other
device should be configured in slave mode by connecting FB to VCC. Also COMP, UVLO, RES, SS and
SYNCOUT on the master side should be connected to COMP, UVLO, RES, SS and SYNCIN on slave side
respectively. The compensation network is connected between master FB and the common COMP connection.
The output capacitors of the two power stages are connected together at the common output.
V
SUPPLY
V
OUT
+
CSN VCC BST
SW
LO
CSP
VIN
HO
UVLO
SLOPE
RES
SS
OPT
SYNCIN/RT
FB
SYNCOUT
COMP
V
MASTER
SUPPLY
CSN VCC BST
CSP
SW
LO
VIN
HO
COMP
SLOPE
SYNCIN/RT
SS
OPT
FB
VCC
RES
UVLO
SLAVE
Figure 31. Dual Phase Interleaved Boost Configuration
28
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Shown in Figure 32 is a dual phase timing diagram. The 180° phase shift is realized by connecting SYNCOUT on
the master side to the SYNCIN on the slave side.
fSYNC
Free running when no
SYNCIN(MASTER)
external synchronization.
GND
C
SYNC
Master
Internal
Optional fSYNC
(5VPP
SYNCIN/RT
SYNCOUT
CLK(MASTER)
)
OPT=GND
R
T
SW(MASTER)
Duty cycle of fSYNC
Should be controlled
for RT not to go below GND
Slave
SYNCOUT(MASTER)
SYNCIN(SLAVE)
(50%Duty-cycle)
SYNCIN/RT
OPT=GND
Internal
CLK(SLAVE)
SW(SLAVE)
Figure 32. Dual Phase Configuration and Timing Diagram
Each channel is synchronized by an individual external clock in Figure 33. The SYNCOUT pin is used in
Figure 34 requiring only one external clock source. A 50% duty cycle of external synchronization pulse should be
always provided with this daisy chain configuration.
Current sharing between phases is achieved by sharing one error amplifier output of the master controller with
the 3 slave controllers. Resistor sensing is a preferred method of current sensing to accurately balance the
phase currents.
fSYNC should be always provided
(5VPP
)
Master
SYNCIN/RT
fSYNC1
OPT=VCC
fSYNC1
SYNCIN_MASTER
Slave1
SYNCIN/RT
fSYNC2
SYNCIN_SLAVE1
fSYNC2
OPT=GND
fSYNC3
SYNCIN_SLAVE2
Slave2
SYNCIN/RT
fSYNC3
OPT=GND
fSYNC4
SYNCIN_SLAVE3
Slave3
SYNCIN/RT
fSYNC4
OPT=GND
Figure 33. 4-Phase Timing Diagram Individual Clock
Copyright © 2015, Texas Instruments Incorporated
29
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
Master
fSYNC should be always provided
SYNCIN
SYNCOUT
(5VPP)
R
T
OPT=GND
fSYNC
D
QZ
Q
fSYNC
Slave1
SYNCIN_MASTER
SYNCIN
OPT=GND
SYNCIN_SLAVE1
Slave2
SYNCIN
SYNCOUT
R
T
SYNCIN_SLAVE2
SYNCIN_SLAVE3
OPT=VCC
Slave3
SYNCIN
OPT=GND
Figure 34. 4-Phase Timing Diagram Daisy Chain
8.1.4 DCR Sensing
For the applications requiring lowest cost with minimum conduction loss, Inductor DC resistance (DCR) is used
to sense the inductor current rather than using a sense resistor. Shown in Figure 35 is a DCR sensing
configuration using two DCR sensing resistors and one capacitor.
V
OUT
L
IN
R
DCR
V
IN
+
+
R
CSN
C
DCR
SW
HO LO
CSN
CSP
LM25122
Figure 35. DCR Sensing
RCSN and CDCR selection should meet Equation 20 since this indirect current sensing method requires a time
constant matching. CDCR is usually selected to be in the range of 0.1 µF to 2.2 µF.
LIN
= CDCR ì RCSN
RDCR
(20)
Smaller value of RCSN minimizes the voltage drop caused by CSN bias current, but increases the dynamic power
dissipation of RCSN. The DC voltage drop of RCSN can be compensated by selecting the same value of RCSP, but
the gain of current amplifier, which is typically 10, is affected by adding RCSP. The gain of current amplifier with
the DCR sensing network can be determined as:
ACS_DCR = 12.5 kW / (1.25 kW +RCSP
)
(21)
Due to the reduced accuracy of DCR sensing, FPWM mode operation is recommended when DCR sensing is
used.
30
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
8.1.5 Output Overvoltage Protection
Output overvoltage protection can be achieved by adding a simple external circuit. The output overvoltage
protection circuit shown in Figure 36 shuts down the LM25122 when the output voltage exceeds the overvoltage
threshold set by the zener diode.
V
OUT
LM25122
UVLO
Figure 36. Output Overvoltage Protection
8.1.6 SEPIC Converter Simplified Schematic
V
V
OUT
SUPPLY
+
LO
HO
FB
LM25122
CSN
CSP
COMP
VIN
RES
SS
SYNCOUT
OPT
PGND
AGND
UVLO
SLOPE
SYNCIN/RT
MODE VCC BST SW
Figure 37. Sepic Converter Simplified Schematic
8.1.7 Non-Isolated Synchronous Flyback Converter Simplified Schematic
9V ~ 36V
V
OUT
V
SUPPLY
12V
744851101
COUPLED
INDUCTOR
+
LO
LM25122 HO
CSN
CSP
FB
COMP
VIN
RES
SYNCOUT
SS
OPT
PGND
AGND
UVLO
SLOPE
SYNCIN/RT
MODE VCC BST SW
Figure 38. Non-Isolated Synchronous Flyback Converter Simplified Schematic
Copyright © 2015, Texas Instruments Incorporated
31
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
8.2 Typical Application
Figure 39. Single Phase Example Schematic
32
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Typical Application (continued)
8.2.1 Design Requirements
DESIGN PARAMETERS
VALUE
24 V
Output Voltage (VOUT
)
Full Load Current (IOUT
)
4.5 A
108 W
9 V
Output Power
Minimum Input Voltage (VIN(MIN)
Typical Input Voltage (VIN(TYP)
Maximum Input Voltage (VIN(MAX)
)
)
12 V
)
20 V
Switching Frequency (fSW
)
250 kHz
8.2.2 Detailed Design Procedure
8.2.2.1 Timing Resistor RT
Generally, higher frequency applications are smaller but have higher losses. Operation at 250 kHz is selected for
this example as a reasonable compromise between small size and high-efficiency. The value of RT for 250 kHz
switching frequency is calculated as follows:
9ì109
fSW
9ì109
250 kHz
RT
=
=
= 36.0 kW
(22)
A standard value of 36.5 kΩ is chosen for RT.
8.2.2.2 UVLO Divider RUV2, RUV1
The desired startup voltage and the hysteresis are set by the voltage divider RUV2, RUV1. The UVLO shutdown
voltage should be high enough to enhance the low-side N-channel MOSFET switch fully. For this design, the
startup voltage is set to 8.7 V which is 0.3 V below VIN(MIN). VHYS is set to 0.5 V. This results 8.2 V of
VIN(SHUTDOWN). The values of RUV2, RUV1 are calculated as follows:
VHYS
0.5 V
RUV2
=
=
= 50 kW
IHYS
10 mA
(23)
(24)
1.2V ìRUV2
-1.2V
1.2V ì50 kW
8.7V -1.2V
RUV1
=
=
= 8 kW
V
IN(STARTUP)
A standard value of 49.9 kΩ is selected for RUV2. RUV1 is selected to be a standard value of 8.06 kΩ.
8.2.2.3 Input Inductor LIN
The inductor ripple current is typically set between 20% and 40% of the full load current, known as a good
compromise between core loss and copper loss of the inductor. Higher ripple current allows for a smaller inductor
size, but places more of a burden on the output capacitor to smooth the ripple voltage on the output. For this
example, a ripple ratio (RR) of 0.25, 25% of the input current was chosen. Knowing the switching frequency and
the typical output voltage, the inductor value can be calculated as follows:
≈
’
÷
◊
V
V
IN
1
12V
108W
1
12V
24V
≈
’
IN
LIN
=
ì
ì 1-
=
ì
ì 1-
= 10.7 ꢀH
∆
∆
÷
◊
I ìRR fSW
VOUT
250 kHz
«
IN
«
ì0.25
12V
(25)
The closest standard value of 10 μH was chosen for LIN.
The saturation current rating of inductor should be greater than the peak inductor current, which is calculated at
the minimum input voltage and full load. 8.7 V startup voltage is used conservatively.
≈
’
÷
◊
V
V
IN
1
24Vì 4.5A
1
8.7V
8.7V
≈
’
IN
IPEAK = I
+
ì
ì 1-
=
+
ì
ì 1-
= 13.5 A
∆
IN
∆
÷
◊
2 LIN ìfSW
VOUT
8.7V
2 10 ꢀHì250 kHz
24V
«
«
(26)
33
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
8.2.2.4 Current Sense Resistor RS
The maximum peak input current capability should be 20~50% higher than the required peak current at low input
voltage and full load, accounting for tolerances. For this example, 40% is margin is chosen.
VCS-TH1
75 mV
RS
=
=
= 3.97 mW
IPEAK(CL) 13.5 A ì1.4
(27)
(28)
A closest standard value of 4 mΩ is selected for RS. The maximum power loss of RS is calculated as follows.
= I2R = (13.5 A ì1.4)2 ì 4 mW = 1.43 W
P
LOSS(RS)
8.2.2.5 Current Sense Filter RCSFP, RCSFN, CCS
The current sense filter is optional. 100 pF of CCS and 100 Ω of RCSFP, RCSFN are normal recommendations.
Because CSP and CSN pins are high impedance, CCS should be placed physically as close to the device.
V
IN
R
S
+
CSN
CSP
C
LM25122
CS
Figure 40. Current Sense Filter
8.2.2.6 Slope Compensation Resistor RSLOPE
The K value is selected to be 1 at the minimum input voltage. RSLOPE should be carefully selected so that the
sum of sensed inductor current and slope compensation is less than COMP output high voltage.
8ì109
fSW
8ì109
250 kHz
RSLOPE
>
=
= 32 kW
(29)
(30)
LIN ì6ì109
10 ꢀHì6ì109
RSLOPE
=
=
= 100 kW
1ì24V -9V ì4mWì10
»
ÿ
(
)
Kì VOUT - V
ìRS ì10
IN(MIN)
⁄
A closest standard value of 100 kΩ is selected for RSLOPE
.
8.2.2.7 Output Capacitor COUT
The output capacitors smooth the output voltage ripple and provide a source of charge during transient loading
conditions. Also the output capacitors reduce the output voltage overshoot when the load is disconnected
suddenly.
Ripple current rating of output capacitor should be carefully selected. In boost regulator, the output is supplied by
discontinuous current and the ripple current requirement is usually high. In practice, the ripple current
requirement can be dramatically reduced by placing high quality ceramic capacitors earlier than the bulk
aluminum capacitors as close to the power switches.
The output voltage ripple is dominated by ESR of the output capacitors. Paralleling output capacitor is a good
choice to minimize effective ESR and split the output ripple current into capacitors.
In this example, three 330 µF aluminum capacitors are used to share the output ripple current and source the
required charge. The maximum output ripple current can be simply calculated at the minimum input voltage as
follows:
IOUT
4.5A
9V
IRIPPLE_MAX(COUT)
=
=
= 6A
V
IN(MIN)
2ì
2ì
24V
VOUT
(31)
34
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Assuming 60 mΩ of ESR per an output capacitor, the output voltage ripple at the minimum input voltage is
calculated as follows:
≈
’
÷
◊
IOUT
≈
∆
«
’
÷
◊
1
4.5A
9V
60mW
1
VRIPPLE_MAX(COUT)
=
ì R
+
=
ì
+
= 0.252V
∆
ESR
V
4ìCOUT ì fSW
3
4ì3ì330 ꢀFì250 kHz
IN(MIN)
«
24V
VOUT
(32)
In practice, four 10 µF ceramic capacitors are additionally placed earlier than the bulk aluminum capacitors to
reduce the output voltage ripple and split the output ripple current.
Due to the inherent path from input to output, unlimited inrush current can flow when the input voltage rises
quickly and charges the output capacitor. The slew rate of input voltage rising should be controlled by a hot-swap
or by starting the input power supply softly for the inrush current not to damage the inductor, sense resistor or
high-side N-channel MOSFET switch.
8.2.2.8 Input Capacitor CIN
The input capacitors smooth the input voltage ripple. Assuming high quality ceramic capacitors are used for the
input capacitors, the maximum input voltage ripple which happens when the input voltage is half of the output
voltage can be calculated as follows:
VOUT
24V
VRIPPLE_MAX(CIN)
=
=
= 0.09V
32ì10 ꢀHì 4ì3.3 ꢀFì 250 kHz2
32ìLIN ìCIN ì fSW2
(33)
The value of input capacitor is also a function of source impedance, the impedance of source power supply. The
more input capacitor will be required to prevent a chatter condition upon power up if the impedance of source
power supply is not enough low.
8.2.2.9 VIN Filter RVIN, CVIN
An R-C filter (RVIN, CVIN) on VIN pin is optional. It is not required if CIN capacitors are high quality ceramic
capacitors and placed physically close to the device. The filter helps to prevent faults caused by high frequency
switching noise injection into the VIN pin. A 0.47 μF ceramic capacitor is used this example. 3 Ω of RVIN and 0.47
µF of CVIN are normal recommendations. A larger filter with 2.2 µ~4.7 µF CVIN is recommended when the input
voltage is lower than 8 V or the required duty cycle is close to the maximum duty cycle limit.
V
IN
VIN
R
VIN
LM25122
C
VIN
Figure 41. VIN Filter
8.2.2.10 Bootstrap Capacitor CBST and Boost Diode DBST
The bootstrap capacitor between the BST and SW pin supplies the gate current to charge the high-side N-
channel MOSFET device gate during each cycle’s turn-on and also supplies recovery charge for the bootstrap
diode. These current peaks can be several amperes. The recommended value of the bootstrap capacitor is 0.1
μF. CBST should be a good quality, low ESR, ceramic capacitor located at the pins of the device to minimize
potentially damaging voltage transients caused by trace inductance. The minimum value for the bootstrap
capacitor is calculated as follows:
QG
CBST
=
F
» ÿ
⁄
ûVBST
(34)
Where QG is the high-side N-channel MOSFET gate charge and ΔVBST is the tolerable voltage droop on CBST
,
which is typically less than 5% of VCC or 0.15 V, conservatively. In this example, the value of the BST capacitor
(CBST) is 0.1 µF.
Copyright © 2015, Texas Instruments Incorporated
35
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
The voltage rating of DBST should be greater than the peak SW node voltage plus 16 V. A low leakage diode is
mandatory for the bypass operation. The leakage current of DBST should be low enough for the BST charge
pump to maintain a sufficient high-side driver supply voltage at high temperature. A low leakage diode also
prevents the possibility of excessive VCC voltage during shutdown, in high output voltage applications. If the
leakage is excessive, a zener VCC clamp or bleed resistor may be required. High-side driver supply voltage
should be greater than the high-side N-channel MOSFET switch’s gate plateau at the minimum input voltage.
8.2.2.11 VCC Capacitor CVCC
The primary purpose of the VCC capacitor is to supply the peak transient currents of the LO driver and bootstrap
diode as well as provide stability for the VCC regulator. These peak currents can be several amperes. The value
of CVCC should be at least 10 times greater than the value of CBST, and should be a good quality, low ESR,
ceramic capacitor. CVCC should be placed close to the pins of the IC to minimize potentially damaging voltage
transients caused by trace inductance. A value of 4.7 µF was selected for this design example.
8.2.2.12 Output Voltage Divider RFB1, RFB2
RFB1 and RFB2 set the output voltage level. The ratio of these resistors is calculated as follows:
RFB2
RFB1
VOUT
1.2V
=
-1
(35)
The ratio between RCOMP and RFB2 determines the mid-band gain, AFB_MID. A larger value for RFB2 may require a
corresponding larger value for RCOMP. RFB2 should be large enough to keep the total divider power dissipation
small. 49.9 kΩ in series with 825 Ω was chosen for high-side feedback resistors in this example, which results in
a RFB1 value of 2.67 kΩ for 24 V output.
8.2.2.13 Soft-Start Capacitor CSS
The soft-start time (tSS) is the time for the output voltage to reach the target voltage from the input voltage. The
soft-start time is not only proportional with the soft-start capacitor, but also depends on the input voltage. With
0.1 µF of CSS, the soft-start time is calculated as follows:
V
≈
∆
«
’
CSS ì1.2V
0.1ꢀFì1.2V
10 ꢀA
20V
24V
≈
’
IN(MAX)
tSS(MIN)
=
ì 1-
=
ì 1-
= 2 msec
∆
÷
÷
∆
÷
◊
ISS
VOUT
«
◊
(36)
(37)
V
≈
∆
«
’
CSS ì1.2V
0.1 ꢀFì1.2V
10 ꢀA
9V
≈
’
IN(MIN)
tSS(MAX)
=
ì 1-
=
ì 1-
= 7.5 msec
∆
÷
÷
∆
÷
◊
ISS
VOUT
24V
«
◊
8.2.2.14 Restart Capacitor CRES
The restart capacitor determines restart delay time tRD and hiccup mode off time tRES (see Figure 26). tRD should
be greater than tSS(MAX). The minimum required value of CRES can be calculated at the low input voltage as
follows:
IRES ì tSS(MAX)
30 ꢀA ì7.5 msec
CRES(MIN)
=
=
= 0.19 mF
VRES
1.2V
(38)
A standard value of 0.47 µF is selected for CRES
.
8.2.2.15 Low-Side Power Switch QL
Selection of the power N-channel MOSFET devices by breaking down the losses is one way to compare the
relative efficiencies of different devices. Losses in the low-side N-channel MOSFET device can be separated into
conduction loss and switching loss.
Low-side conduction loss is approximately calculated as follows:
2
≈
’ ≈
’
÷
◊
V
IOUT ì VOUT
IN
PCOND(LS) = DìI ìRDS_ON(LS) ì1.3 = 1-
ì
ìRDS_ON(LS) ì1.3[W]
IN2
∆
«
÷ ∆
VOUT
V
IN
◊ «
(39)
36
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
Where, D is the duty cycle and the factor of 1.3 accounts for the increase in the N-channel MOSFET device on-
resistance due to heating. Alternatively, the factor of 1.3 can be eliminated and the high temperature on-
resistance of the N-channel MOSFET device can be estimated using the RDS(ON) vs temperature curves in the N-
channel MOSFET datasheet.
Switching loss occurs during the brief transition period as the low-side N-channel MOSFET device turns on and
off. During the transition period both current and voltage are present in the channel of the N-channel MOSFET
device. The low-side switching loss is approximately calculated as follows:
PSW(LS) = 0.5ì VOUT ìI ì(tR + tF )ì fSW [W]
IN
(40)
tR and tF are the rise and fall times of the low-side N-channel MOSFET device. The rise and fall times are usually
mentioned in the N-channel MOSFET datasheet or can be empirically observed with an oscilloscope.
An additional Schottky diode can be placed in parallel with the low-side N-channel MOSFET switch, with short
connections to the source and drain in order to minimize negative voltage spikes at the SW node.
8.2.2.16 High-Side Power Switch QH and Additional Parallel Schottky Diode
Losses in the high-side N-channel MOSFET device can be separated into conduction loss, dead-time loss and
reverse recovery loss. Switching loss is calculated for the low-side N-channel MOSFET device only. Switching
loss in the high-side N-channel MOSFET device is negligible because the body diode of the high-side N-channel
MOSFET device turns on before and after the high-side N-channel MOSFET device switches.
High-side conduction loss is approximately calculated as follows:
2
≈
∆
«
’ ≈
’
÷
◊
V
IOUT ì VOUT
IN
PCOND(HS) = (1-D)ìI ìRDS_ON(HS) ì1.3 =
ì
ìRDS_ON(HS) ì1.3[W]
IN2
÷ ∆
VOUT
V
IN
◊ «
(41)
Dead-time loss is approximately calculated as follows:
= V x I x (t + t ) x f [W]
P
DT(HS)
D
IN
DLH
DHL
SW
where
•
VD is the forward voltage drop of the high-side NMOS body diode.
(42)
Reverse recovery characteristics of the high-side N-channel MOSFET switch strongly affect efficiency, especially
when the output voltage is high. Small reverse recovery charge helps to increase the efficiency while also
minimizes switching noise.
Reverse recovery loss is approximately calculated as follows:
PRR(HS) = VOUT ìQRR ì fSW [W]
(43)
where
•
QRR is the reverse recovery charge of the high-side N-channel MOSFET body diode.
(44)
An additional Schottky diode can be placed in parallel with the high-side switch to improve efficiency. Usually, the
power rating of this parallel Schottky diode can be less than the high-side switch’s because the diode conducts
only during dead-times. The power rating of the parallel diode should be equivalent or higher than high-side
switch’s if bypass operation is required, hiccup mode operation is required or any load exists before switching.
8.2.2.17 Snubber Components
A resistor-capacitor snubber network across the high-side N-channel MOSFET device reduces ringing and
spikes at the switching node. Excessive ringing and spikes can cause erratic operation and can couple noise to
the output voltage. Selecting the values for the snubber is best accomplished through empirical methods. First,
make sure the lead lengths for the snubber connections are very short. Start with a resistor value between 5 and
50 Ω. Increasing the value of the snubber capacitor results more damping, but this also results higher snubber
losses. Select a minimum value for the snubber capacitor that provides adequate damping of the spikes on the
switch waveform at heavy load. A snubber may not be necessary with an optimized layout.
8.2.2.18 Loop Compensation Components CCOMP, RCOMP, CHF
RCOMP, CCOMP and CHF configure the error amplifier gain and phase characteristics to produce a stable voltage
loop. For a quick start, follow the following 4 steps:
Copyright © 2015, Texas Instruments Incorporated
37
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
1. Select fCROSS
Select the cross over frequency (fCROSS) at one fourth of the RHP zero or one tenth of the switching
frequency whichever is lower.
fSW
= 25 kHz
10
(45)
VOUT
V
IN
2
ì(
)
RLOAD ì(D')2
4ì 2pìLIN_EQ
IOUT
VOUT
fZ _RHP
=
=
= 5.3 kHz
4
4ì 2pìLIN_EQ
(46)
5.3 kHz of the crossover frequency is selected between two. RHP zero at minimum input voltage should be
considered if the input voltage range is wide.
2. Determine required RCOMP
Knowing fCROSS, RCOMP is calculated as follows:
VOUT
RCOMP = fCROSS ì pìRS ìRFB2 ì10ìCOUT
ì
= 68.5 kW
V
IN
(47)
A standard value of 68.1 kΩ is selected for RCOMP
3. Determine CCOMP to cancel load pole. Place error amplifier zero at the twice of load pole frequency. Knowing
RCOMP, CCOMP is calculated as follows:
RLOAD xCOUT
CCOMP
=
= 20.2nF
4xRCOMP
(48)
(49)
A standard value of 22 nF is selected for CCOMP
4. Determine CHF to cancel ESR zero.
Knowing RCOMP, RESR and CCOMP, CHF is calculated as follows:
RESR ìCOUT ì CCOMP
RCOMP ì CCOMP - RESR ì COUT
CHF
=
= 307 pF
A standard value of 330 pF is selected for CHF
.
8.2.3 Application Curves
C1: FSYNC , C2:
SW
VSUPPLY = 12 V,
FSYNC = 500 kHz
C1:SW
VSUPPLY = 12 V,
ILOAD = 0A
Figure 42. Clock Synchronization
Figure 43. Forced PWM
38
Copyright © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
C1:SW
VSUPPLY = 12 V,
ILOAD = 0A
C1:SW
VSUPPLY = 12 V,
ILOAD = 0A
Figure 44. Pulse Skip
Figure 45. Skip Cycle
C1:SW
VSUPPLY = 12 V,
ILOAD = 0A
C1: VSUPPLY, C2: Inductor current, C3:
VOUT, C4: SS
VSUPPLY = 12 V,
ILOAD = 0A
Figure 46. Loop Response
Figure 47. Start-Up
Copyright © 2015, Texas Instruments Incorporated
39
LM25122-Q1
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
www.ti.com.cn
9 Power Supply Recommendations
LM25122 is a power management device. The power supply for the device is any DC voltage source within the
specified input range.
10 Layout
10.1 Layout Guidelines
In a boost regulator, the primary switching loop consists of the output capacitor and N-channel MOSFET power
switches. Minimizing the area of this loop reduces the stray inductance and minimizes noise. Especially, placing
high quality ceramic output capacitors as close to this loop earlier than bulk aluminum output capacitors
minimizes output voltage ripple and ripple current of the aluminum capacitors.
In order to prevent a dv/dt induced turn-on of high-side switch, HO and SW should be connected to the gate and
source of the high-side synchronous N-channel MOSFET switch through short and low inductance paths. In
FPWM mode, the dv/dt induced turn-on can occur on the low-side switch. LO and PGND should be connected to
the gate and source of the low-side N-channel MOSFET, through short and low inductance paths. All of the
power ground connections should be connected to a single point. Also, all of the noise sensitive low power
ground connections should be connected together near the AGND pin and a single connection should be made
to the single point PGND. CSP and CSN are high impedance pins and noise sensitive. CSP and CSN traces
should be routed together with kelvin connections to the current sense resistor as short as possible. If needed,
place 100 pF ceramic filter capacitor as close to the device. MODE pin is also high impedance and noise
sensitive. If an external pullup or pulldown resistor is used at MODE pin, the resistor should be placed as close
the device. VCC, VIN and BST capacitor must be as physically close as possible to the device.
The LM25122 has an exposed thermal pad to aid power dissipation. Adding several vias under the exposed pad
helps conduct heat away from the device. The junction to ambient thermal resistance varies with application. The
most significant variables are the area of copper in the PC board, the number of vias under the exposed pad and
the amount of forced air cooling. The integrity of the solder connection from the device exposed pad to the PC
board is critical. Excessive voids greatly decrease the thermal dissipation capacity. The highest power dissipating
components are the two power switches. Selecting N-channel MOSFET switches with exposed pads aids the
power dissipation of these devices.
10.2 Layout Example
Inductor
Controller
Place controller as
close to the switches
QL
R
SENSE
QH
C
C
OUT
C
C
IN
IN
OUT
VOUT
VIN
GND GND
Figure 48. Power Path Layout
40
版权 © 2015, Texas Instruments Incorporated
LM25122-Q1
www.ti.com.cn
ZHCSEL4A –DECEMBER 2015–REVISED DECEMBER 2015
11 器件和文档支持
11.1 社区资源
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.2 商标
E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.3 静电放电警告
这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损
伤。
11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 机械、封装和可订购信息
以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对
本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。
版权 © 2015, Texas Instruments Incorporated
41
重要声明
德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据
JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售
都遵循在订单确认时所提供的TI 销售条款与条件。
TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使
用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。
TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,
客户应提供充分的设计与操作安全措施。
TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权
限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用
此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。
对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行
复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。
在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明
示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。
客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法
律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障
及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而
对 TI 及其代理造成的任何损失。
在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用
的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。
TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。
只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面
向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有
法律和法规要求。
TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要
求,TI不承担任何责任。
产品
应用
www.ti.com.cn/telecom
数字音频
www.ti.com.cn/audio
www.ti.com.cn/amplifiers
www.ti.com.cn/dataconverters
www.dlp.com
通信与电信
计算机及周边
消费电子
能源
放大器和线性器件
数据转换器
DLP® 产品
DSP - 数字信号处理器
时钟和计时器
接口
www.ti.com.cn/computer
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com.cn/dsp
工业应用
医疗电子
安防应用
汽车电子
视频和影像
www.ti.com.cn/industrial
www.ti.com.cn/medical
www.ti.com.cn/security
www.ti.com.cn/automotive
www.ti.com.cn/video
www.ti.com.cn/clockandtimers
www.ti.com.cn/interface
www.ti.com.cn/logic
逻辑
电源管理
www.ti.com.cn/power
www.ti.com.cn/microcontrollers
www.ti.com.cn/rfidsys
www.ti.com/omap
微控制器 (MCU)
RFID 系统
OMAP应用处理器
无线连通性
www.ti.com.cn/wirelessconnectivity
德州仪器在线技术支持社区
www.deyisupport.com
IMPORTANT NOTICE
邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术(上海)有限公司
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package
Eco Plan
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
Samples
Drawing
Qty
(1)
(2)
(3)
(4/5)
(6)
LM25122QPWPRQ1
LM25122QPWPTQ1
ACTIVE
HTSSOP
HTSSOP
PWP
20
20
2500 RoHS & Green
250 RoHS & Green
SN
Level-1-260C-UNLIM
Level-1-260C-UNLIM
-40 to 125
-40 to 125
LM25122Q
PWPQ1
ACTIVE
PWP
SN
LM25122Q
PWPQ1
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
18-Feb-2016
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
B0
K0
P1
W
Pin1
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
LM25122QPWPRQ1
LM25122QPWPTQ1
HTSSOP PWP
HTSSOP PWP
20
20
2500
250
330.0
178.0
16.4
16.4
6.95
6.95
7.1
7.1
1.6
1.6
8.0
8.0
16.0
16.0
Q1
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
18-Feb-2016
*All dimensions are nominal
Device
Package Type Package Drawing Pins
SPQ
Length (mm) Width (mm) Height (mm)
LM25122QPWPRQ1
LM25122QPWPTQ1
HTSSOP
HTSSOP
PWP
PWP
20
20
2500
250
367.0
210.0
367.0
185.0
35.0
35.0
Pack Materials-Page 2
MECHANICAL DATA
PWP0020A
MXA20A (Rev C)
www.ti.com
重要声明和免责声明
TI 均以“原样”提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资
源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示
担保。
所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任:(1) 针对您的应用选择合适的TI 产品;(2) 设计、
验证并测试您的应用;(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI 对您使用
所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权
许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI 及其代表造成的损害。
TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约
束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。IMPORTANT NOTICE
邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122
Copyright © 2020 德州仪器半导体技术(上海)有限公司
相关型号:
LM2512A
Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
NSC
LM2512A
LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
TI
LM2512ASM
Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
NSC
LM2512ASM
LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
TI
LM2512ASMX
Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
NSC
LM2512ASMX
LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
TI
LM2512ASMX/NOPB
Mobile Pixel Link (MPL-1) 24Bit RGB Display Interf Serializer w/ Optional Dithering & Look Up Table 49-NFBGA -30 to 85
TI
LM2512ASN
Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
NSC
LM2512ASN
LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
TI
LM2512ASN/NOPB
Mobile Pixel Link (MPL-1) 24Bit RGB Display Interf Serializer w/ Optional Dithering & Look Up Table 40-X2QFN -30 to 85
TI
LM2512ASNX
Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
NSC
©2020 ICPDF网 联系我们和版权申明