CY74FCT244ATSOC [TI]

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS; 8位缓冲器/线路驱动器,具有三态输出
CY74FCT244ATSOC
型号: CY74FCT244ATSOC
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
8位缓冲器/线路驱动器,具有三态输出

总线驱动器 总线收发器 逻辑集成电路 光电二极管 输出元件
文件: 总11页 (文件大小:150K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A – MAY 1994 – REVISED OCTOBER 2001  
CY54FCT240T . . . D PACKAGE  
CY74FCT240T . . . Q OR SO PACKAGE  
(TOP VIEW)  
Function, Pinout, and Drive Compatible  
With FCT and F Logic  
Reduced V  
of Equivalent FCT Functions  
(Typically = 3.3 V) Versions  
OH  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
V
CC  
A
DA  
OB  
DA  
OB  
DA  
OB  
DA  
OB  
OE  
OA  
DB  
Edge-Rate Control Circuitry for  
Significantly Improved Noise  
Characteristics  
0
0
1
1
2
2
3
3
B
0
0
OA  
1
1
I
Supports Partial-Power-Down Mode  
off  
DB  
Operation  
OA  
2
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
DB  
2
OA  
3
3
GND  
DB  
– 1000-V Charged-Device Model (C101)  
Matched Rise and Fall Times  
CY54FCT240T . . . L PACKAGE  
(TOP VIEW)  
Fully Compatible With TTL Input and  
Output Logic Levels  
CY54FCT240T  
– 48-mA Output Sink Current  
12-mA Output Source Current  
3
2
1 20 19  
18  
OA  
DB  
DA  
OB  
DA  
OB  
DA  
4
5
6
7
8
0
1
1
2
2
3
CY74FCT240T  
– 64-mA Output Sink Current  
32-mA Output Source Current  
17  
16  
15  
14  
0
OA  
1
1
DB  
3-State Outputs  
OA  
2
9 10 11 12 13  
description  
The ’FCT240T devices are octal buffers and line  
drivers designed to be employed as memory  
address  
drivers,  
clock  
drivers,  
and  
bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their  
fastest bipolar logic counterparts, while reducing power consumption. The input and output voltage levels allow  
direct interface with TTL, NMOS, and CMOS devices without external components.  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the device when it is powered down.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2001, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
unless otherwise noted. On all other products, production  
testing of all parameters.  
processing does not necessarily include testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A MAY 1994 REVISED OCTOBER 2001  
ORDERING INFORMATION  
SPEED  
(ns)  
ORDERABLE  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PART NUMBER  
CY74FCT240CTSOC  
CY74FCT240CTSOCT  
CY74FCT240CTQCT  
CY74FCT240ATSOC  
CY74FCT240ATSOCT  
CY74FCT240ATQCT  
CY74FCT240TSOC  
CY74FCT240TSOCT  
CY74FCT240TQCT  
CY54FCT240CTDMB  
CY54FCT240ATDMB  
CY54FCT240ATLMB  
CY54FCT240TDMB  
Tube  
4.3  
4.3  
4.3  
4.8  
4.8  
4.8  
8
SOIC SO  
QSOP Q  
SOIC SO  
QSOP Q  
SOIC SO  
FCT240C  
Tape and reel  
Tape and reel  
Tube  
FCT240C  
FCT240A  
FCT240A  
FCT240  
40°C to 85°C  
Tape and reel  
Tape and reel  
Tube  
Tape and reel  
Tape and reel  
Tube  
8
QSOP Q  
CDIP D  
CDIP D  
LCC L  
8
FCT240  
4.7  
5.1  
5.1  
9
Tube  
55°C to 125°C  
Tube  
CDIP D  
Tube  
Packagedrawings,standardpackingquantities,thermaldata,symbolization,andPCBdesignguidelinesareavailable  
at www.ti.com/sc/package.  
FUNCTION TABLE  
INPUTS  
OUTPUT  
O
OE  
L
OE  
L
D
L
A
B
H
L
L
L
H
X
H
H
Z
H = High logic level, L = Low logic level,  
X = Dont care, Z = High-impedance state  
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A MAY 1994 REVISED OCTOBER 2001  
logic diagram (positive logic)  
1
OE  
A
18  
16  
2
4
OA  
0
DA  
DA  
0
1
OA  
1
14  
12  
6
8
DA  
DA  
OA  
2
2
3
OA  
3
19  
OE  
B
3
5
17  
15  
DB  
DB  
DB  
OB  
OB  
OB  
OB  
0
1
2
0
1
2
3
7
9
13  
11  
DB  
3
absolute maximum rating over operating free-air temperature range (unless otherwise noted)  
Supply voltage range to ground potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V  
DC input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V  
DC output voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V  
DC output current (maximum sink current/pin) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 mA  
Package thermal impedance, θ (see Note 1): Q package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68°C/W  
JA  
SO package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W  
Ambient temperature range with power applied, T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 135°C  
A
Storage temperature range, T  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C  
stg  
Stresses beyond those listed under absolute maximum ratingsmay cause permanent damage to the device. These are stress ratings only, and  
functionaloperationofthedeviceattheseoranyotherconditionsbeyondthoseindicatedunderrecommendedoperatingconditionsisnotimplied.  
Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.  
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A MAY 1994 REVISED OCTOBER 2001  
recommended operating conditions (see Note 2)  
CY54FCT240T  
MIN NOM MAX  
CY74FCT240T  
MIN NOM MAX  
UNIT  
V
V
V
Supply voltage  
4.5  
2
5
5.5  
4.75  
2
5
5.25  
V
V
CC  
High-level input voltage  
Low-level input voltage  
High-level output current  
Low-level output current  
Operating free-air temperature  
IH  
0.8  
12  
48  
0.8  
32  
64  
V
IL  
I
I
mA  
mA  
°C  
OH  
OL  
T
A
55  
125  
40  
85  
NOTE 2: All unused inputs of the device must be held at V  
or GND to ensure proper device operation.  
CC  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A MAY 1994 REVISED OCTOBER 2001  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
CY54FCT240T  
CY74FCT240T  
PARAMETER  
TEST CONDITIONS  
UNIT  
MIN TYP  
MAX  
MIN TYP  
MAX  
V
V
V
= 4.5 V,  
= 4.75 V,  
= 4.5 V,  
I
I
I
I
I
I
I
= 18 mA  
= 18 mA  
0.7  
1.2  
CC  
CC  
CC  
IN  
V
V
IK  
0.7  
1.2  
IN  
= 12 mA  
= 32 mA  
= 15 mA  
= 48 mA  
= 64 mA  
2.4  
3.3  
OH  
OH  
OH  
OL  
OL  
V
OH  
2
V
V
CC  
= 4.75 V  
2.4  
3.3  
V
V
= 4.5 V,  
0.3  
0.2  
0.55  
CC  
V
V
V
V
OL  
= 4.75 V,  
0.3  
0.2  
0.55  
CC  
All inputs  
hys  
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
= 5.5 V,  
= 5.25 V,  
= 5.5 V,  
= 5.25 V,  
= 5.5 V,  
= 5.25 V,  
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
= V  
= V  
5
±1  
CC  
IN  
IN  
IN  
IN  
IN  
IN  
CC  
CC  
I
I
I
I
I
µA  
I
5
±1  
CC  
= 2.7 V  
= 2.7 V  
= 0.5 V  
= 0.5 V  
CC  
µA  
µA  
µA  
µA  
IH  
CC  
±1  
CC  
IL  
±1  
CC  
5.5 V,  
= 2.7 V  
= 2.7 V  
= 0.5 V  
= 0.5 V  
= 0 V  
10  
CC =  
CC =  
OUT  
OUT  
OUT  
OUT  
OUT  
OUT  
OUT  
OZH  
OZL  
5.25 V,  
10  
= 5.5 V,  
= 5.25 V,  
= 5.5 V,  
= 5.25 V,  
= 0 V,  
10  
225  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
10  
60  
120  
mA  
µA  
I
I
I
OS  
= 0 V  
60  
120  
225  
±1  
= 4.5 V  
±1  
off  
= 5.5 V,  
= 5.25 V,  
0.2 V,  
V
V
V  
V  
0.2 V  
0.2 V  
0.1  
0.5  
0.2  
IN  
IN  
IN  
CC  
mA  
CC  
0.2 V,  
0.1  
0.5  
0.2  
2
IN  
CC  
§
= 5.5 V, V = 3.4 V , f = 0, Outputs open  
IN  
2
1
I  
mA  
CC  
§
= 5.25 V, V = 3.4 V , f = 0, Outputs open  
IN  
1
= 5.5 V, One input switching at 50% duty cycle,  
Outputs open, OE = OE = GND,  
0.06  
0.12  
A
IN  
B
V
IN  
0.2 V or V V  
0.2 V  
mA/  
MHz  
CC  
I
CCD  
V
CC  
= 5.25 V, One input switching at 50% duty cycle,  
Outputs open, OE = OE = GND,  
0.06  
0.12  
A
B
V
IN  
0.2 V or V V  
0.2 V  
IN CC  
Typical values are at V  
= 5 V, T = 25°C.  
CC  
A
Notmorethanoneoutputshouldbeshortedatatime.Durationofshortshouldnotexceedonesecond.Theuseofhigh-speedtestapparatusand/or  
sample-and-holdtechniquesarepreferabletominimizeinternalchipheatingandmoreaccuratelyreflectoperationalvalues.Otherwise,prolonged  
shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence  
of parameter tests, I  
Per TTL-driven input (V = 3.4 V); all other inputs at V  
This parameter is derived for use in total power-supply calculations.  
tests should be performed last.  
OS  
§
or GND  
IN CC  
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A MAY 1994 REVISED OCTOBER 2001  
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted) (continued)  
CY54FCT240T  
CY74FCT240T  
PARAMETER  
TEST CONDITIONS  
UNIT  
MIN TYP  
MAX  
MIN TYP  
MAX  
V
V
0.2 V or  
One bit switching  
IN  
IN  
0.7  
1
1.4  
V  
0.2 V  
at f = 10 MHz  
CC  
1
at 50% duty cycle  
V
IN  
= 3.4 V or GND  
2.4  
V
= 5.5 V,  
CC  
Outputs open,  
Eight bits  
switching  
V
V
= 0.2 V or  
IN  
IN  
||  
1.3  
2.6  
OE = OE = GND  
A
B
V  
CC  
0.2 V  
at f = 2.5 MHz  
1
||  
V
IN  
= 3.4 V or GND  
3.3 10.6  
at 50% duty cycle  
One bit switching  
#
I
C
mA  
V
IN  
V
IN  
0.2 V or  
0.7  
1
1.4  
2.4  
V  
0.2 V  
at f = 10 MHz  
CC  
1
at 50% duty cycle  
V
IN  
= 3.4 V or GND  
V
= 5.25 V,  
CC  
Outputs open,  
Eight bits  
switching  
V
IN  
V
IN  
= 0.2 V or  
||  
2.6  
1.3  
OE = OE = GND  
A
B
V  
CC  
0.2 V  
at f = 2.5 MHz  
1
||  
V
IN  
= 3.4 V or GND  
3.3 10.6  
at 50% duty cycle  
C
C
5
9
10  
12  
5
9
10  
12  
pF  
pF  
i
o
#
Typical values are at V  
CC  
= 5 V, T = 25°C.  
A
I
= I  
+ I  
× D × N + I  
(f /2 + f × N )  
C
CC  
CC  
H
T
CCD 0 1 1  
Where:  
I
I
I  
D
N
= Total supply current  
= Power-supply current with CMOS input levels  
= Power-supply current for a TTL high input (V = 3.4 V)  
IN  
= Duty cycle for TTL inputs high  
C
CC  
CC  
H
T
= Number of TTL inputs at D  
H
I
f
f
= Dynamic current caused by an input transition pair (HLH or LHL)  
= Clock frequency for registered devices, otherwise zero  
= Input signal frequency  
CCD  
0
1
N
= Number of inputs changing at f  
1
1
All currents are in milliamperes and all frequencies are in megahertz.  
||  
Values for these conditions are examples of the I  
CC  
formula.  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A MAY 1994 REVISED OCTOBER 2001  
switching characteristics over operating free-air temperature range (see Figure 1)  
CY54FCT240T CY54FCT240AT CY54FCT240CT  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
ns  
MIN  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
MAX  
MIN  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
MAX  
5.1  
5.1  
6.5  
6.5  
5.9  
5.9  
MIN  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
MAX  
4.7  
4.7  
5.7  
5.7  
4.6  
4.6  
t
t
t
t
t
t
9
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
D
O
O
O
9
10.5  
10.5  
10  
ns  
OE  
OE  
ns  
10  
switching characteristics over operating free-air temperature range (see Figure 1)  
CY74FCT240T CY74FCT240AT CY74FCT240CT  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
ns  
MIN  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
MAX  
MIN  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
MAX  
4.8  
4.8  
6.2  
6.2  
5.6  
5.6  
MIN  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
MAX  
4.3  
4.3  
5
t
t
t
t
t
t
8
PLH  
PHL  
PZH  
PZL  
PHZ  
PLZ  
D
O
O
O
8
10  
ns  
OE  
OE  
10  
5
9.5  
9.5  
4.5  
4.5  
ns  
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
CY54FCT240T, CY74FCT240T  
8-BIT BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCCS017A MAY 1994 REVISED OCTOBER 2001  
PARAMETER MEASUREMENT INFORMATION  
7 V  
Open  
GND  
S1  
500 Ω  
From Output  
Under Test  
From Output  
Under Test  
Test  
Point  
TEST  
/t  
S1  
t
Open  
7 V  
PLH PHL  
C
= 50 pF  
C
= 50 pF  
L
L
500 Ω  
500 Ω  
t
/t  
PLZ PZL  
/t  
(see Note A)  
(see Note A)  
t
Open  
PHZ PZH  
LOAD CIRCUIT FOR  
TOTEM-POLE OUTPUTS  
LOAD CIRCUIT FOR  
3-STATE OUTPUTS  
3 V  
0 V  
1.5 V  
Timing Input  
Data Input  
t
w
t
h
t
3 V  
su  
3 V  
0 V  
1.5 V  
Input  
1.5 V  
1.5 V  
1.5 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
3 V  
0 V  
3 V  
0 V  
Output  
Control  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
Input  
t
t
t
t
t
t
PLH  
PHL  
PLH  
PZL  
PZH  
PLZ  
3.5 V  
V
Output  
Waveform 1  
(see Note B)  
OH  
In-Phase  
Output  
1.5 V  
1.5 V  
1.5 V  
1.5 V  
V
V
+ 0.3 V  
OL  
V
OL  
V
OL  
t
t
PHL  
PHZ  
V
V
V
OH  
OH  
Output  
Waveform 2  
(see Note B)  
Out-of-Phase  
Output  
0.3 V  
OH  
1.5 V  
1.5 V  
0 V  
OL  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. includes probe and jig capacitance.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. The outputs are measured one at a time with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
8
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
PACKAGE OPTION ADDENDUM  
www.ti.com  
28-Feb-2005  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
LCCC  
CDIP  
CFP  
Drawing  
5962-9220301M2A  
5962-9220301MRA  
5962-9220301MSA  
5962-9220302M2A  
5962-9220302MRA  
5962-9220302MSA  
5962-9220303M2A  
5962-9220303MRA  
5962-9220303MSA  
5962-9221301MRA  
5962-9221303M2A  
5962-9221303MRA  
5962-9221305MRA  
CY54FCT240ATDMB  
CY54FCT240ATLMB  
CY54FCT244ATDMB  
CY54FCT244ATLMB  
CY54FCT244ATW  
CY54FCT244CTDMB  
CY54FCT244CTW  
CY54FCT244TDMB  
CY54FCT244TLMB  
CY54FCT244TW  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
FK  
J
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
1
1
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Call TI  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
Level-NC-NC-NC  
W
FK  
J
1
LCCC  
CDIP  
CFP  
1
1
W
FK  
J
1
LCCC  
CDIP  
CFP  
1
1
W
J
1
CDIP  
LCCC  
CDIP  
CDIP  
CDIP  
LCCC  
CDIP  
LCCC  
CFP  
1
FK  
J
1
1
J
1
J
1
FK  
J
1
1
FK  
W
J
1
1
CDIP  
CFP  
1
W
J
1
CDIP  
LCCC  
CFP  
1
FK  
W
DBQ  
1
1
CY74FCT240ATQCT  
SSOP/  
QSOP  
2500  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
CY74FCT240ATSOC  
CY74FCT240ATSOCT  
CY74FCT240CTQCT  
CY74FCT240CTSOC  
CY74FCT240CTSOCT  
CY74FCT240TQCT  
CY74FCT240TSOC  
CY74FCT240TSOCT  
CY74FCT244ATPC  
CY74FCT244ATQCT  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SOIC  
DW  
DW  
DBQ  
DW  
DW  
DBQ  
DW  
DW  
N
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
25  
2000  
2500  
25  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SSOP/  
QSOP  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
2000  
2500  
25  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SSOP/  
QSOP  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
SOIC  
PDIP  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
2000  
20  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
Pb-Free  
(RoHS)  
CU NIPDAU Level-NC-NC-NC  
SSOP/  
QSOP  
DBQ  
2500  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
28-Feb-2005  
Orderable Device  
CY74FCT244ATSOC  
CY74FCT244ATSOCT  
CY74FCT244CTQCT  
CY74FCT244CTSOC  
CY74FCT244CTSOCT  
CY74FCT244DTQCT  
CY74FCT244DTSOC  
CY74FCT244DTSOCT  
CY74FCT244TQCT  
CY74FCT244TSOC  
CY74FCT244TSOCT  
Status (1)  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
SOIC  
DW  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
25  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
DW  
DBQ  
DW  
2000  
2500  
25  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SSOP/  
QSOP  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
DW  
2000  
2500  
25  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SSOP/  
QSOP  
DBQ  
DW  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
DW  
2000  
2500  
25  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SSOP/  
QSOP  
DBQ  
DW  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-260C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
SOIC  
DW  
2000  
Pb-Free  
(RoHS)  
CU NIPDAU Level-2-250C-1 YEAR/  
Level-1-235C-UNLIM  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional  
product content details.  
None: Not yet available Lead (Pb-Free).  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens,  
including bromine (Br) or antimony (Sb) above 0.1% of total product weight.  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to discontinue  
any product or service without notice. Customers should obtain the latest relevant information before placing  
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms  
and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI  
deems necessary to support this warranty. Except where mandated by government requirements, testing of all  
parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible for  
their products and applications using TI components. To minimize the risks associated with customer products  
and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,  
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process  
in which TI products or services are used. Information published by TI regarding third-party products or services  
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.  
Use of such information may require a license from a third party under the patents or other intellectual property  
of the third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction  
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for  
such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that  
product or service voids all express and any implied warranties for the associated TI product or service and  
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Applications  
Audio  
Amplifiers  
amplifier.ti.com  
www.ti.com/audio  
Data Converters  
dataconverter.ti.com  
Automotive  
www.ti.com/automotive  
DSP  
dsp.ti.com  
Broadband  
Digital Control  
Military  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Interface  
Logic  
interface.ti.com  
logic.ti.com  
Power Mgmt  
Microcontrollers  
power.ti.com  
Optical Networking  
Security  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
microcontroller.ti.com  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright 2005, Texas Instruments Incorporated  

相关型号:

CY74FCT244ATSOCE4

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244ATSOCG4

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244ATSOCR

FCT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
TI

CY74FCT244ATSOCT

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244ATSOCT

Bus Driver, FCT Series, 2-Func, 4-Bit, True Output, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOIC-20
CYPRESS

CY74FCT244ATSOCTE4

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244ATSOCTG4

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244CTQC

Bus Driver, FCT Series, 2-Func, 4-Bit, True Output, CMOS, PDSO20, 0.150 INCH, QSOP-20
ROCHESTER

CY74FCT244CTQCT

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244CTQCTE4

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244CTQCTG4

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI

CY74FCT244CTSOC

8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
TI