CDC318 [TI]
1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE; 1线路至18线路时钟驱动器，带有I2C控制接口
| 型号： | CDC318 |
| 厂家： | 
TEXAS INSTRUMENTS |
| 描述： | 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE |
| 文件： | 总13页 (文件大小：198K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
DL PACKAGE
(TOP VIEW)
High-Speed, Low-Skew 1-to-18 Clock Buffer
for Synchronous DRAM (SDRAM) Clock
Buffering Applications
1
2
3
4
5
6
7
8
9
48
47
46
NC
NC
NC
NC
Output Skew, t
, Less Than 250 ps
sk(o)
Pulse Skew, t
, Less Than 650 ps
sk(p)
V
V
CC
CC
Supports up to Four Unbuffered SDRAM
Dual Inline Memory Modules (DIMMs)
1Y0
1Y1
GND
45 4Y3
44 4Y2
43 GND
2
I C Serial Interface Provides Individual
Enable Control for Each Output
V
42
V
CC
CC
1Y2
1Y3
41 4Y1
40 4Y0
39 GND
38 OE
Operates at 3.3 V
Distributed V
Switching Noise
and Ground Pins Reduce
CC
GND 10
A
11
12
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015
V
37
V
CC
CC
2Y0 13
36 3Y3
Packaged in 48-Pin Shrink Small Outline
(DL) Package
2Y1
GND
3Y2
GND
14
15
16
17
18
19
20
21
22
23
24
35
34
33
32
31
30
29
28
27
26
25
V
V
CC
CC
description
2Y2
2Y3
GND
3Y1
3Y0
GND
The CDC318 is a high-performance clock buffer
that distributes one input (A) to 18 outputs (Y) with
minimum skew for clock distribution. TheCDC318
operates from a 3.3-V power supply, and is
characterized for operation from 0°C to 70°C.
V
V
CC
CC
5Y0
GND
5Y1
GND
GND
SCLOCK
V
CC
The device provides
2
a
standard mode
SDATA
(100K-bits/s) I C serial interface for device
control. Theimplementationisasaslave/receiver.
NC – No internal connection
2
The device address is specified in the I C device
address table. Both of the I C inputs (SDATA and
2
SCLOCK) provide integrated pullup resistors
(typically 140 kΩ) and are 5-V tolerant.
2
Three 8-bit I C registers provide individual enable control for each of the outputs. All outputs default to enabled
at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit
is written to the control register. The registers are write only and must be accessed in sequential order (i.e.,
random access of the registers is not supported).
The CDC318 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a
high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state.
When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Intel is a trademark of Intel Corporation
Copyright 1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
FUNCTION TABLE
OUTPUTS
INPUTS
OE
L
A
X
L
1Y0–1Y3
2Y0–2Y3
3Y0–3Y3
4Y0–4Y3
5Y0–5Y1
Hi-Z
L
Hi-Z
L
Hi-Z
L
Hi-Z
L
Hi-Z
L
H
†
†
†
†
†
H
H
H
H
H
H
H
†
2
The function table assumes that all outputs are enabled via the appropriate I C configuration register bit. If the output is disabled
via the appropriate configuration bit, then the output is driven to a low state, regardless of the state of the A input.
logic diagram (positive logic)
38
OE
24
SDATA
2
I C
18
Register
Space
2
I C
/
4, 5, 8, 9
13, 14, 17, 18
31, 32, 35, 36
25
11
1Y0–1Y3
SCLOCK
2Y0–2Y3
3Y0–3Y3
4Y0–4Y3
5Y0–5Y1
A
40, 41, 44, 45
21, 28
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
Terminal Functions
TERMINAL
NO.
I/O
DESCRIPTION
NAME
1Y0–1Y3
2Y0–2Y3
3Y0–3Y3
4Y0–4Y3
5Y0–5Y1
A
4, 5, 8, 9
13, 14, 17, 18
31, 32, 35, 36
40, 41, 44, 45
21, 28
O
O
O
O
O
I
3.3-V SDRAM byte 0 clock outputs
3.3-V SDRAM byte 1 clock outputs
3.3-V SDRAM byte 2 clock outputs
3.3-V SDRAM byte 3 clock outputs
3.3-V clock outputs provided for feedback control of external phase-locked loops (PLLs)
Clock input
11
Output enable. When asserted, OE puts all outputs in a high-impedance state. A nominal
140-kΩ pullup resistor is internally integrated.
38
25
24
I
I
OE
2
I C serial clock input. A nominal 140-kΩ pullup resistor is internally integrated.
SCLOCK
SDATA
2
Bidirectional I C serial data input/output. A nominal 140-kΩ pullup resistor is internally
I/O
integrated.
6, 10, 15, 19, 22, 26,
27, 30, 34, 39, 43
Ground
GND
NC
1, 2, 47, 48
No internal connection. Reserved for future use.
3.3-V power supply
3, 7, 12, 16, 20, 23,
29, 33, 37, 42, 46
V
CC
2
I C DEVICE ADDRESS
A7
A6
A5
A4
A3
A2
A1
A0 (R/W)
H
H
L
H
L
L
H
—
2
†
I C BYTE 0-BIT DEFINITION
BIT
7
DEFINITION
DEFAULT VALUE
2Y3 enable (pin 18)
2Y2 enable (pin 17)
2Y1 enable (pin 14)
2Y0 enable (pin 13)
1Y3 enable (pin 9)
1Y2 enable (pin 8)
1Y1 enable (pin 5)
1Y0 enable (pin 4)
H
H
H
H
H
H
H
H
6
5
4
3
2
1
0
†
When the value of the bit is high, the output is enabled.
When the value of the bit is low, the output is forced to a
low state. The default value of all bits is high.
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
2
†
I C BYTE 1-BIT DEFINITION
BIT
7
DEFINITION
DEFAULT VALUE
4Y3 enable (pin 45)
4Y2 enable (pin 44)
4Y1 enable (pin 41)
4Y0 enable (pin 40)
3Y3 enable (pin 36)
3Y2 enable (pin 35)
3Y1 enable (pin 32)
3Y0 enable (pin 31)
H
H
H
H
H
H
H
H
6
5
4
3
2
1
0
†
When the value of the bit is high, the output is enabled.
When the value of the bit is low, the output is forced to a
low state. The default value of all bits is high.
2
†
I C BYTE 2-BIT DEFINITION
BIT
7
DEFINITION
5Y1 enable (pin 28)
5Y0 enable (pin 21)
Reserved
DEFAULT VALUE
H
H
H
H
H
H
H
H
6
5
4
Reserved
3
Reserved
2
Reserved
1
Reserved
0
Reserved
†
When the value of the bit is high, the output is enabled.
When the value of the bit is low, the output is forced to a
low state. The default value of all bits is high.
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
†
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4.6 V
CC
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4.6 V
I
Input voltage range, V (SCLOCK, SDATA) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6.5 V
I
Output voltage range, V (SDATA) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6.5 V
O
Voltage range applied to any output in the high or power-off state, V
. . . . . . . . . . . . . –0.5 V to V
+0.5 V
O
CC
Current into any output in the low state (except SDATA), I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 mA
Current into SDATA in the low state, I
O
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 mA
O
Input clamp current, I (V < 0) (SCLOCK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50 mA
IK
I
Output clamp current, I
(V < 0) (SDATA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –50 mA
OK
O
Package thermal impedance, θ (see Notes 2 and 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84°C/W
Storage temperature range, T
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260 C
JA
stg
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages,
which use a trace length of zero. The absolute maximum power dissipation allowed at T = 55°C (in still air) is 1.2 W.
A
3. Thermal impedance (Θ ) can be considerably lower if the device is soldered on the PCB board with a copper layer underneath the
JA
package. A simulation on a PCB board (3 in. × 3 in.) with two internal copper planes (1 oz. cu, 0.036 mm thick) and 0.071 mm cu
(202) in area underneath the package, resulted in Θ = 60°C/W. This would allow 1.2 W total power dissipation at TA = 70°C.
JA
recommended operating conditions (see Note 4)
MIN
3.135
2
TYP
MAX
UNIT
V
V
3.3-V core supply voltage
High-level input voltage
3.465
CC
IH
A, OE
V
+0.3
V
CC
V
SDATA, SCLOCK
(see Note 3)
2.2
–0.3
0
5.5
V
V
V
A, OE
0.8
V
IL
Low-level input voltage
SDATA, SCLOCK
(see Note 3)
1.04
I
I
High-level output current
Low-level output current
Y outputs
Y outputs
1
mA
mA
OH
–1
OL
SDATA, SCLOCK
(see Note 3)
r
Input resistance to V
140
kΩ
i
CC
f
t
t
t
t
t
t
t
t
t
t
SCLOCK frequency
Bus free time
100
kHz
µs
µs
µs
µs
µs
ns
ns
ns
ns
µs
°C
(SCL)
4.7
4.7
4
(BUS)
START setup time
START hold time
su(START)
h(START)
w(SCLL)
w(SCLH)
r(SDATA)
f(SDATA)
su(SDATA)
h(SDATA)
su(STOP)
SCLOCK low pulse duration
SCLOCK high pulse duration
SDATA input rise time
SDATA input fall time
SDATA setup time
4.7
4
1000
300
250
0
SDATA hold time
STOP setup time
4
T
Operating free-air temperature
0
70
A
NOTE 4: The CMOS-level inputs fall within these limits: V min = 0.7 × V
IH
and V max = 0.3 × V
IL
.
CC
CC
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V
V
V
Input clamp voltage
High-level output voltage
V
V
V
= 3.135 V,
I = –18 mA
I
–1.2
IK
CC
CC
CC
Y outputs
Y outputs
= 3.135 V,
= 3.135 V,
I
I
I
I
= –1 mA
= 1 mA
= 3 mA
= 6 mA
2.4
V
OH
OH
OL
OL
OL
0.4
0.4
V
OL
Low-level output voltage
V
SDATA
SDATA
V
CC
= 3.135 V
0.6
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 3.135 V,
= 3.135 V,
= 3.3 V,
V
O
V
O
V
O
V
O
V
O
V
O
V
O
= V MAX
CC
20
µA
mA
= 2 V
–54
–126
I
High-level output current
OH
Y outputs
Y outputs
= 2.6 V
–54
58
= 3.465 V,
= 3.135 V,
= 3.3 V,
= 3.135 V
= 1 V
–21
49
–46
118
I
I
I
Low-level output current
High-level input current
Low-level input current
= 0.7 V
= 0.4 V
mA
µA
µA
OL
IH
IL
= 3.465 V,
23
53
5
A
OE
V
= 3.465 V,
= 3.465 V,
V = V
CC
20
CC
CC
I
SCLOCK, SDATA
20
A
–5
–50
–50
±10
50
OE
V
V = GND
I
–10
–10
SCLOCK, SDATA
I
I
I
High-impedance-state output current
V
CC
V
CC
V
CC
V
CC
= 3.465 V,
= 0,
V = 3.465 V or 0
O
µA
µA
OZ
Off-state current
Supply current
SCLOCK, SDATA
V = 0 V to 5.5 V
I
off
= 3.465 V,
I
O
= 0
0.2
0.5
mA
CC
= 3.135 V to 3.465 V,
– 0.6 V,
∆I
CC
Change in supply current
One input at V
All other inputs at V
500
µA
CC
or GND
CC
Dyanmic I
at 100 MHz
V
= 3.465 V,
C
= 20 pF,
360
4
mA
pF
pF
pF
CC
CC
V = V
L
C
C
C
Input capacitiance
or GND,
V
CC
V
CC
V
CC
= 3.3 V
= 3.3 V
= 3.3 V
I
I
CC
= V
Output capacitance
SDATA I/O capacitance
V
O
or GND,
6
O
CC
= V
V
I/O
or GND,
7
I/O
CC
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
switching characteristics over recommended operating conditions
PARAMETER
FROM
TO
TEST CONDITIONS
MIN
MAX
UNIT
A
Y
1.2
4.5
ns
t
t
t
t
Low-to-high level propagation delay time
SDATA
valid
V
= 3.3 V ±0.185 V,
PLH
PLH
PHL
PHL
CC
SCLOCK↓
2
µs
See Figure 3
V
= 3.3 V ±0.185 V,
CC
See Figure 3
Low-to-high level propagation delay time
High-to-low level propagation delay time
High-to-low level propagation delay time
SDATA↑
A
Y
Y
150
4.5
2
ns
ns
µs
1.2
SDATA
valid
V
= 3.3 V ±0.185 V,
CC
See Figure 3
SCLOCK↓
V
= 3.3 V ±0.185 V,
CC
See Figure 3
SDATA↑
Y
Y
150
ns
ns
t
t
t
t
t
t
t
t
Enable time to the high level
Enable time to the low level
Disable time from the high level
Disable time from the low level
Skew time
1
1
1
1
7
7
PZH
PZL
PHZ
PLZ
sk(o)
sk(p)
sk(pr)
r
OE
7
OE
Y
ns
7
A
A
A
Y
Y
Y
Y
250
650
1
ps
ps
ns
ns
Skew time
Skew time
Rise time
0.5
6
2.4
C
C
= 10 pF
Rise time (see Note 5 and
Figure 3)
L
L
t
r
t
f
t
f
SDATA
ns
ns
ns
= 400 pF
950
2.3
Fall time
Y
0.5
20
C
C
= 10 pF
Fall time (see Note 5 and
Figure 3)
L
L
SDATA
= 400 pF
250
NOTE 5: This parameter has a lower limit than BUS specification. This allows use of series resistors for current spike protection.
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
PARAMETER MEASUREMENT INFORMATION
6 V
S1
TEST
/t
S1
Open
6 V
500 Ω
Open
GND
From Output
Under Test
t
t
t
PLH PHL
/t
PLZ PZL
C
= 30 pF
/t
GND
L
PHZ PZH
500 Ω
(see Note A)
t
w
LOAD CIRCUIT FOR t AND t
pd
sk
3 V
0 V
Input
1.5 V
1.5 V
From Output
Under Test
VOLTAGE WAVEFORMS
C
= 30 pF
L
(see Note A)
V
CC
Output
Enable
(high-level
enabling)
LOAD CIRCUIT FOR t AND t
r
f
1.5 V
1.5 V
0 V
t
PZL
3 V
0 V
t
PLZ
Input
1.5 V
1.5 V
≈ 3 V
Output
Waveform 1
S1 at 6 V
1.5 V
t
PLH
V
V
+ 0.3 V
OL
t
PHL
V
OL
OH
(see Note B)
t
V
V
PHZ
OH
2.4 V
0.4 V
2.4 V
t
PZH
Output
1.5 V
Output
Waveform 2
S1 at GND
0.4 V
V
OL
– 0.3 V
OH
1.5 V
t
t
f
r
(see Note B)
≈ 0 V
VOLTAGE WAVEFORMS
C includes probe and jig capacitance.
L
VOLTAGE WAVEFORMS
NOTES: A.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z = 50 Ω, t ≤ 2.5 ns, t ≤ 2.5 ns.
O
r
f
D. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
PARAMETER MEASUREMENT INFORMATION
A
1Y0
t
t
t
t
t
t
t
t
t
t
t
PHL1
1Y1
PLH1
PLH2
PHL2
1Y2
t
t
t
t
t
t
t
PHL3
1Y3
PLH3
PLH4
PLH5
PLH6
PLH7
PLH8
PLH9
PHL4
2Y0
PHL5
2Y1
PHL6
2Y2
PHL7
2Y3
PHL8
3Y0
PHL9
3Y1
t
t
PLH10
PHL10
3Y2
t
t
PHL11
3Y3
PLH11
PLH12
PLH13
PLH14
PLH15
PLH16
PLH17
PLH18
t
t
t
t
t
t
t
t
t
t
t
t
t
t
PHL12
4Y0
PHL13
4Y1
PHL14
4Y2
PHL15
4Y3
PHL16
5Y0
PHL17
5Y1
PHL18
NOTES: A. Output skew, t , is calculated as the greater of:
sk(o)
– The difference between the fastest and slowest of t
– The difference between the fastest and slowest of t
(n = 1:18)
(n = 1:18)
PLHn
PHLn
B. Pulse skew, t
, is calculated as the greater of |t
– t
| (n = 1:18)
sk(p)
PLHn PHLn
, is calculated as the greater of:
C. Process skew, t
sk(pr)
– Thedifferencebetweenthefastestandslowestoft
– Thedifferencebetweenthefastestandslowestoft
(n=1:18)acrossmultipledevicesunderidenticaloperatingconditions
(n=1:18)acrossmultipledevicesunderidenticaloperatingconditions
PLHn
PHLn
Figure 2. Waveforms for Calculation of t
, t
, t
sk(o) sk(p) sk(pr)
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
PARAMETER MEASUREMENT INFORMATION
V
= 3.3 V
O
R
= 1 kΩ
L
DUT
C
C
= 10 pF or
L
= 400 pF
L
GND
TEST CIRCUIT
4 to 6 Bytes for Complete Device
Programming
Bit 0
LSB
(R/W)
Stop
Condition
(P)
Start
Condition
(S)
Bit 7
MSB
Acknowledge
(A)
Bit 6
t
t
t
w(SCLH)
su(START)
w(SCLL)
SCLOCK
0.7 V
0.3 V
CC
CC
t
su(START)
t
r
t
PHL
t
f
t
t
PLH
(BUS)
0.7 V
0.3 V
SDATA
CC
CC
t
t
r(SDATA)
f(SDATA)
t
t
h(SDATA)
su(STOP)
t
h(START)
t
Repeat Start
su(SDATA)
Condition
(see Note A)
Stop Condition
Start or
Repeat Start
Condition
VOLTAGE WAVEFORMS
DESCRIPTION
BYTE
2
I C address
1
2
3
4
5
6
Command (dummy value, ignored)
Byte count (dummy value, ignored)
2
I C data byte 0
2
I C data byte 1
2
I C data byte 2
NOTES: A. The repeat start condition is not supported.
B. All input pulses are supplied by generators having hte following characteristics: PRR ≤ 100 kHz, Z = 50 Ω, t ≥ 10 ns, t ≥ 10 ns.
O
r
f
Figure 3. Propagation Delay Times, t and t
r
f
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC318
1-LINE TO 18-LINE CLOCK DRIVER
2
WITH I C CONTROL INTERFACE
SCAS587B – JANUARY 1997 – REVISED MARCH 1998
MECHANICAL INFORMATION
DL (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
48 PIN SHOWN
0.025 (0,635)
0.012 (0,305)
0.008 (0,203)
0.005 (0,13)
25
M
48
0.006 (0,15) NOM
0.299 (7,59)
0.291 (7,39)
0.420 (10,67)
0.395 (10,03)
Gage Plane
0.010 (0,25)
0°–8°
1
24
0.040 (1,02)
A
0.020 (0,51)
Seating Plane
0.004 (0,10)
0.008 (0,20) MIN
PINS **
0.110 (2,79) MAX
28
48
0.630
56
DIM
0.380
(9,65)
0.730
A MAX
A MIN
(16,00) (18,54)
0.370
(9,40)
0.620
0.720
(15,75) (18,29)
4040048/C 03/97
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MO-118
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
16-Dec-2006
PACKAGING INFORMATION
Orderable Device
Status (1)
Package Package
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Qty
Type
SSOP
SSOP
Drawing
CDC318DL
OBSOLETE
OBSOLETE
DL
48
48
TBD
TBD
Call TI
Call TI
Call TI
Call TI
CDC318DLR
DL
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Audio
Amplifiers
amplifier.ti.com
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
Digital Control
Military
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
Interface
Logic
interface.ti.com
logic.ti.com
Power Mgmt
Microcontrollers
power.ti.com
Optical Networking
Security
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
microcontroller.ti.com
Low Power Wireless www.ti.com/lpw
Telephony
Video & Imaging
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2006, Texas Instruments Incorporated
相关型号：
©2020 ICPDF网 联系我们和版权申明