5962-9757401V2A [TI]

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS; 八路边沿触发D型触发器具有​​三态输出
5962-9757401V2A
型号: 5962-9757401V2A
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
八路边沿触发D型触发器具有​​三态输出

总线驱动器 总线收发器 触发器 逻辑集成电路 输出元件
文件: 总23页 (文件大小:892K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
FEATURES  
Ioff Supports Partial-Power-Down Mode  
Operation  
Operate From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 6.5 ns at 3.3 V  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
– 1000-V Charged-Device Model (C101)  
Support Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage  
With 3.3-V VCC  
)
SN54LVC374A . . . J OR W PACKAGE  
SN74LVC374A . . . DB, DGV, DW, N, NS,  
OR PW PACKAGE  
SN54LVC374A . . . FK PACKAGE  
(TOP VIEW)  
SN74LVC374A . . . RGY PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1
20  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
3
2
1
20 19  
18  
1
2
3
4
5
6
7
8
9
20  
19  
18  
17  
16  
15  
CC  
8D  
7D  
7Q  
6Q  
6D  
2D  
4
5
6
7
8
19  
18  
17  
16  
15  
14  
13  
12  
2
3
4
5
6
7
8
9
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
8Q  
8D  
7D  
7Q  
6Q  
17  
16  
15  
14  
2Q  
3Q  
3D  
4D  
9 10 11 12 13  
14 6D  
13 5D  
12 5Q  
11 CLK  
10  
11  
GND 10  
DESCRIPTION/ORDERING INFORMATION  
The SN54LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation, and the  
SN74LVC374A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.  
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively  
low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O)  
ports, bidirectional bus drivers, and working registers.  
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D)  
inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or  
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines  
without interface or pullup components.  
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1993–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
DESCRIPTION/ORDERING INFORMATION (CONTINUED)  
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the  
outputs, preventing damaging current backflow through the devices when they are powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVC374AN  
TOP-SIDE MARKING  
SN74LVC374AN  
PDIP – N  
Tube of 20  
QFN – RGY  
Reel of 1000  
Tube of 25  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 70  
Reel of 2000  
Reel of 250  
Reel of 2000  
Tube of 20  
Tube of 85  
Tube of 55  
SN74LVC374ARGYR  
SN74LVC374ADW  
SN74LVC374ADWR  
SN74LVC374ANSR  
SN74LVC374ADBR  
SN74LVC374APW  
SN74LVC374APWR  
SN74LVC374APWT  
SN74LVC374ADGVR  
SNJ54LVC374AJ  
LC374A  
SOIC – DW  
LVC374A  
SOP – NS  
LVC374A  
LC374A  
–40°C to 85°C  
SSOP – DB  
TSSOP – PW  
LC374A  
TVSOP – DGV  
CDIP – J  
LC374A  
SNJ54LVC374AJ  
SNJ54LVC374AW  
SNJ54LVC374AFK  
–55°C to 125°C  
CFP – W  
SNJ54LVC374AW  
LCCC – FK  
SNJ54LVC374AFK  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
FUNCTION TABLE (EACH FLIP-FLOP)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
H
L
L
H or L  
X
L
X
X
Q0  
Z
H
LOGIC DIAGRAM (POSITIVE LOGIC)  
1
OE  
11  
CLK  
C1  
1D  
2
1Q  
3
1D  
To Seven Other Channels  
2
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
Absolute Maximum Ratings(1)  
over operating free-air temperature range (unless otherwise noted)  
MIN  
–0.5  
–0.5  
–0.5  
MAX  
6.5  
UNIT  
V
VCC  
VI  
Supply voltage range  
Input voltage range(2)  
Voltage range applied to any output in the high-impedance or power-off state(2)(3)  
6.5  
V
VO  
VO  
IIK  
6.5  
V
Voltage range applied to any output in the high or low state  
–0.5 VCC + 0.5  
V
Input clamp current  
VI < 0  
–50  
–50  
±50  
±100  
70  
mA  
mA  
mA  
mA  
IOK  
IO  
Output clamp current  
VO < 0  
Continuous output current  
Continuous current through VCC or GND  
DB package(4)  
DGV package(4)  
DW package(4)  
N package(4)  
92  
58  
θJA  
Package thermal impedance  
69  
°C/W  
NS package(4)  
PW package(4)  
RGY package(5)  
60  
83  
37  
Tstg  
Storage temperature range  
–65  
150  
°C  
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings  
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating  
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
(3) The value of VCC is provided in the recommended operating conditions table.  
(4) The package thermal impedance is calculated in accordance with JESD 51-7.  
(5) The package thermal impedance is calculated in accordance with JESD 51-5.  
3
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
Recommended Operating Conditions(1)  
SN54LVC374A  
SN74LVC374A  
UNIT  
MIN  
2
MAX  
MIN  
MAX  
Operating  
3.6  
1.65  
3.6  
VCC  
Supply voltage  
V
V
Data retention only  
1.5  
1.5  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
0.65 × VCC  
VIH  
High-level input voltage  
1.7  
2
2
0.35 × VCC  
0.7  
0.8  
5.5  
VCC  
5.5  
–4  
VIL  
Low-level input voltage  
V
0.8  
5.5  
VI  
Input voltage  
0
0
0
0
0
0
V
V
High or low state  
3-state  
VCC  
5.5  
VO  
Output voltage  
VCC = 1.65 V  
VCC = 2.3 V  
VCC = 2.7 V  
VCC = 3 V  
–8  
IOH  
High-level output current  
Low-level output current  
mA  
mA  
–12  
–24  
–12  
–24  
4
VCC = 1.65 V  
VCC = 2.3 V  
VCC = 2.7 V  
VCC = 3 V  
8
IOL  
12  
24  
12  
24  
t/v  
Input transition rise or fall rate  
Operating free-air temperature  
10  
10  
ns/V  
°C  
TA  
–55  
125  
–40  
85  
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,  
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.  
4
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
Electrical Characteristics  
over recommended operating free-air temperature range (unless otherwise noted)  
SN54LVC374A  
MIN TYP(1)  
SN74LVC374A  
MIN TYP(1)  
PARAMETER  
TEST CONDITIONS  
VCC  
UNIT  
MAX  
MAX  
1.65 V to 3.6 V  
2.7 V to 3.6 V  
1.65 V  
2.3 V  
VCC – 0.2  
IOH = –100 µA  
VCC – 0.2  
IOH = –4 mA  
IOH = –8 mA  
1.2  
1.7  
2.2  
2.4  
2.2  
VOH  
V
2.7 V  
2.2  
2.4  
2.2  
IOH = –12 mA  
IOH = –24 mA  
IOL = 100 µA  
3 V  
3 V  
1.65 V to 3.6 V  
2.7 V to 3.6 V  
1.65 V  
2.3 V  
0.2  
0.2  
IOL = 4 mA  
0.45  
0.7  
0.4  
0.55  
±5  
VOL  
V
IOL = 8 mA  
IOL = 12 mA  
2.7 V  
0.4  
0.55  
±5  
IOL = 24 mA  
3 V  
II  
VI = 0 to 5.5 V  
VI or VO = 5.5 V  
VO = 0 to 5.5 V  
VI = VCC or GND  
3.6 V VI 5.5 V(2)  
One input at VCC – 0.6 V,  
3.6 V  
µA  
µA  
µA  
Ioff  
IOZ  
0
±10  
±10  
10  
3.6 V  
±15  
10  
ICC  
IO = 0  
3.6 V  
µA  
µA  
10  
10  
ICC  
2.7 V to 3.6 V  
500  
500  
Other inputs at VCC or GND  
Ci  
VI = VCC or GND  
3.3 V  
3.3 V  
4
12  
12  
4
pF  
pF  
Co  
VO = VCC or GND  
5.5  
5.5  
(1) All typical values are at VCC = 3.3 V, TA = 25°C.  
(2) This applies in the disabled state only.  
5
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
Timing Requirements  
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)  
SN54LVC374A  
VCC = 3.3 V  
± 0.3 V  
VCC = 2.7 V  
UNIT  
MIN  
MAX  
MIN  
MAX  
100  
fclock  
tw  
Clock frequency  
80  
MHz  
ns  
Pulse duration, CLK high or low  
Setup time, data before CLK↑  
Hold time, data after CLK↑  
3.3  
2
3.3  
2
tsu  
th  
ns  
1.5  
1.5  
ns  
Timing Requirements  
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)  
SN74LVC374A  
VCC = 1.8 V  
± 0.15 V  
VCC = 2.5 V  
± 0.2 V  
VCC = 3.3 V  
± 0.3 V  
VCC = 2.7 V  
UNIT  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
100  
(1)  
(1)  
fclock  
tw  
Clock frequency  
80  
MHz  
ns  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
Pulse duration, CLK high or low  
Setup time, data before CLK↑  
Hold time, data after CLK↑  
3.3  
2
3.3  
2
tsu  
th  
ns  
1.5  
1.5  
ns  
(1) This information was not available at the time of publication.  
Switching Characteristics  
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)  
SN54LVC374A  
VCC = 3.3 V  
± 0.3 V  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
VCC = 2.7 V  
UNIT  
MIN  
MAX  
MIN  
MAX  
fmax  
tpd  
80  
100  
1
MHz  
ns  
CLK  
OE  
Q
Q
Q
9.5  
9.5  
8
8.5  
8.5  
7
ten  
1
ns  
tdis  
OE  
1
ns  
Switching Characteristics  
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)  
SN74LVC374A  
FROM  
(INPUT)  
TO  
(OUTPUT)  
VCC = 1.8 V  
± 0.15 V  
VCC = 2.5 V  
± 0.2 V  
VCC = 3.3 V  
± 0.3 V  
PARAMETER  
VCC = 2.7 V  
UNIT  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
MIN  
100  
1.5  
MAX  
(1)  
(1)  
fmax  
tpd  
80  
MHz  
ns  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
CLK  
OE  
Q
Q
Q
8.1  
8.5  
7.1  
7
7.5  
6.5  
1
ten  
1.5  
ns  
tdis  
OE  
1.5  
ns  
tsk(o)  
ns  
(1) This information was not available at the time of publication.  
6
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
Operating Characteristics  
TA = 25°C  
VCC = 1.8 V  
VCC = 2.5 V  
VCC = 3.3 V  
TYP  
TEST  
CONDITIONS  
PARAMETER  
UNIT  
TYP  
TYP  
(1)  
(1)  
Outputs enabled  
Outputs disabled  
54.5  
Power dissipation capacitance  
per flip-flop  
Cpd  
f = 10 MHz  
pF  
(1)  
(1)  
13.5  
(1) This information was not available at the time of publication.  
7
SN54LVC374A, SN74LVC374A  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS296NJANUARY 1993REVISED MAY 2005  
PARAMETER MEASUREMENT INFORMATION  
V
LOAD  
S1  
Open  
R
L
From Output  
Under Test  
TEST  
/t  
S1  
GND  
t
t
Open  
PLH PHL  
C
L
t
/t  
V
R
L
PLZ PZL  
LOAD  
GND  
(see Note A)  
/t  
PHZ PZH  
LOAD CIRCUIT  
INPUTS  
V
CC  
V
M
V
LOAD  
C
L
R
L
V
V
I
t /t  
r f  
1.8 V ± 0.15 V  
2.5 V ± 0.2 V  
2.7 V  
V
V
2.7 V  
2.7 V  
2 ns  
2 ns  
2.5 ns  
2.5 ns  
V
/2  
/2  
2 × V  
2 × V  
6 V  
6 V  
30 pF  
30 pF  
50 pF  
50 pF  
1 k  
500 Ω  
500 Ω  
500 Ω  
0.15 V  
0.15 V  
0.3 V  
CC  
CC  
CC  
V
CC  
CC  
CC  
1.5 V  
1.5 V  
3.3 V ± 0.3 V  
0.3 V  
V
I
Timing Input  
Data Input  
V
M
0 V  
t
w
t
t
h
su  
V
I
V
I
Input  
V
M
V
M
V
M
V
M
0 V  
0 V  
VOLTAGE WAVEFORMS  
PULSE DURATION  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
V
I
V
I
Output  
Control  
V
M
V
M
Input  
V
M
V
M
0 V  
0 V  
t
t
t
t
t
PHL  
PZL  
PLZ  
PLH  
Output  
Waveform 1  
V
V
OH  
V
V
/2  
LOAD  
V
V
V
M
M
Output  
V
V
M
S1 at V  
LOAD  
V
OL  
+ V  
OL  
(see Note B)  
OL  
t
PHL  
PLH  
t
t
PHZ  
PZH  
Output  
Waveform 2  
S1 at GND  
V
V
OH  
V
OH  
V
- V  
V
M
OH  
M
Output  
M
0 V  
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING  
NOTES: A. C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 .  
O
D. The outputs are measured one at a time with one transition per measurement.  
E.  
F.  
G.  
t
t
t
and t  
and t  
and t  
are the same as t  
.
dis  
.
PLZ  
PZL  
PLH  
PHZ  
are the same as t  
PZH  
en  
are the same as t .  
PHL pd  
H. All parameters and waveforms are not applicable to all devices.  
Figure 1. Load Circuit and Voltage Waveforms  
8
PACKAGE OPTION ADDENDUM  
www.ti.com  
6-Dec-2006  
PACKAGING INFORMATION  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
LCCC  
CDIP  
CFP  
Drawing  
5962-9757401Q2A  
5962-9757401QRA  
5962-9757401QSA  
5962-9757401V2A  
5962-9757401VRA  
5962-9757401VSA  
SN74LVC374ADBLE  
SN74LVC374ADBR  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
OBSOLETE  
ACTIVE  
FK  
J
20  
20  
20  
20  
20  
20  
20  
20  
1
1
1
1
1
1
TBD  
TBD  
TBD  
TBD  
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
W
FK  
J
LCCC  
CDIP  
CFP  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
Call TI  
W
DB  
DB  
SSOP  
SSOP  
Call TI  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVC374ADBRE4  
SN74LVC374ADGVR  
SN74LVC374ADGVRE4  
SN74LVC374ADW  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
SSOP  
TVSOP  
TVSOP  
SOIC  
SOIC  
SOIC  
SOIC  
PDIP  
DB  
DGV  
DGV  
DW  
DW  
DW  
DW  
N
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
20  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVC374ADWE4  
SN74LVC374ADWR  
SN74LVC374ADWRE4  
SN74LVC374AN  
25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
20  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
SN74LVC374ANE4  
SN74LVC374ANSR  
SN74LVC374ANSRE4  
SN74LVC374APW  
PDIP  
N
20  
Pb-Free  
(RoHS)  
CU NIPDAU N / A for Pkg Type  
SO  
NS  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SO  
NS  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
TSSOP  
TSSOP  
PW  
PW  
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVC374APWE4  
70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVC374APWLE  
SN74LVC374APWR  
OBSOLETE TSSOP  
PW  
PW  
20  
20  
TBD  
Call TI  
Call TI  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
ACTIVE  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
TSSOP  
QFN  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVC374APWRE4  
SN74LVC374APWRG4  
SN74LVC374APWT  
PW  
PW  
20  
20  
20  
20  
20  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
PW  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
SN74LVC374APWTE4  
SN74LVC374ARGYR  
PW  
250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM  
no Sb/Br)  
RGY  
1000 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR  
no Sb/Br)  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
6-Dec-2006  
Orderable Device  
Status (1)  
Package Package  
Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)  
Qty  
Type  
Drawing  
SN74LVC374ARGYRG4  
ACTIVE  
QFN  
RGY  
20  
1000 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR  
no Sb/Br)  
SNJ54LVC374AFK  
SNJ54LVC374AJ  
SNJ54LVC374AW  
ACTIVE  
ACTIVE  
ACTIVE  
LCCC  
CDIP  
CFP  
FK  
J
20  
20  
20  
1
1
1
TBD  
TBD  
TBD  
POST-PLATE N / A for Pkg Type  
A42 SNPB  
A42  
N / A for Pkg Type  
N / A for Pkg Type  
W
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in  
a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2)  
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check  
http://www.ti.com/productcontent for the latest availability information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements  
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered  
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and  
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS  
compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame  
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)  
(3)  
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder  
temperature.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is  
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the  
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take  
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on  
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited  
information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI  
to Customer on an annual basis.  
Addendum-Page 2  
MECHANICAL DATA  
MLCC006B – OCTOBER 1996  
FK (S-CQCC-N**)  
LEADLESS CERAMIC CHIP CARRIER  
28 TERMINAL SHOWN  
A
B
NO. OF  
TERMINALS  
**  
18 17 16 15 14 13 12  
MIN  
MAX  
MIN  
MAX  
0.342  
(8,69)  
0.358  
(9,09)  
0.307  
(7,80)  
0.358  
(9,09)  
19  
20  
11  
10  
9
20  
28  
44  
52  
68  
84  
0.442  
(11,23)  
0.458  
(11,63)  
0.406  
(10,31)  
0.458  
(11,63)  
21  
B SQ  
22  
0.640  
(16,26)  
0.660  
(16,76)  
0.495  
(12,58)  
0.560  
(14,22)  
8
A SQ  
23  
0.739  
(18,78)  
0.761  
(19,32)  
0.495  
(12,58)  
0.560  
(14,22)  
7
24  
25  
6
0.938  
(23,83)  
0.962  
(24,43)  
0.850  
(21,6)  
0.858  
(21,8)  
5
1.141  
(28,99)  
1.165  
(29,59)  
1.047  
(26,6)  
1.063  
(27,0)  
26 27 28  
1
2
3
4
0.080 (2,03)  
0.064 (1,63)  
0.020 (0,51)  
0.010 (0,25)  
0.020 (0,51)  
0.010 (0,25)  
0.055 (1,40)  
0.045 (1,14)  
0.045 (1,14)  
0.035 (0,89)  
0.045 (1,14)  
0.035 (0,89)  
0.028 (0,71)  
0.022 (0,54)  
0.050 (1,27)  
4040140/D 10/96  
NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package can be hermetically sealed with a metal lid.  
D. The terminals are gold plated.  
E. Falls within JEDEC MS-004  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000  
DGV (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
24 PINS SHOWN  
0,23  
0,13  
M
0,07  
0,40  
24  
13  
0,16 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
0°ā8°  
0,75  
1
12  
0,50  
A
Seating Plane  
0,08  
0,15  
0,05  
1,20 MAX  
PINS **  
14  
16  
20  
24  
38  
48  
56  
DIM  
A MAX  
A MIN  
3,70  
3,50  
3,70  
3,50  
5,10  
4,90  
5,10  
4,90  
7,90  
7,70  
9,80  
9,60  
11,40  
11,20  
4073251/E 08/00  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
D. Falls within JEDEC: 24/48 Pins – MO-153  
14/16/20/56 Pins – MO-194  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001  
DB (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE  
28 PINS SHOWN  
0,38  
0,22  
0,65  
28  
M
0,15  
15  
0,25  
0,09  
5,60  
5,00  
8,20  
7,40  
Gage Plane  
1
14  
0,25  
A
0°ā8°  
0,95  
0,55  
Seating Plane  
0,10  
2,00 MAX  
0,05 MIN  
PINS **  
14  
16  
20  
24  
28  
30  
38  
DIM  
6,50  
5,90  
6,50  
5,90  
7,50  
8,50  
7,90  
10,50  
9,90  
10,50 12,90  
A MAX  
A MIN  
6,90  
9,90  
12,30  
4040065 /E 12/01  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-150  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
MECHANICAL DATA  
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999  
PW (R-PDSO-G**)  
PLASTIC SMALL-OUTLINE PACKAGE  
14 PINS SHOWN  
0,30  
0,19  
M
0,10  
0,65  
14  
8
0,15 NOM  
4,50  
4,30  
6,60  
6,20  
Gage Plane  
0,25  
1
7
0°8°  
A
0,75  
0,50  
Seating Plane  
0,10  
0,15  
0,05  
1,20 MAX  
PINS **  
8
14  
16  
20  
24  
28  
DIM  
3,10  
2,90  
5,10  
4,90  
5,10  
4,90  
6,60  
6,40  
7,90  
9,80  
9,60  
A MAX  
A MIN  
7,70  
4040064/F 01/97  
NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,  
enhancements, improvements, and other changes to its products and services at any time and to  
discontinue any product or service without notice. Customers should obtain the latest relevant information  
before placing orders and should verify that such information is current and complete. All products are sold  
subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.  
TI warrants performance of its hardware products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent  
TI deems necessary to support this warranty. Except where mandated by government requirements, testing  
of all parameters of each product is not necessarily performed.  
TI assumes no liability for applications assistance or customer product design. Customers are responsible  
for their products and applications using TI components. To minimize the risks associated with customer  
products and applications, customers should provide adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent  
right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine,  
or process in which TI products or services are used. Information published by TI regarding third-party  
products or services does not constitute a license from TI to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or  
other intellectual property of the third party, or a license from TI under the patents or other intellectual  
property of TI.  
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without  
alteration and is accompanied by all associated warranties, conditions, limitations, and notices.  
Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not  
responsible or liable for such altered documentation.  
Resale of TI products or services with statements different from or beyond the parameters stated by TI for  
that product or service voids all express and any implied warranties for the associated TI product or service  
and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.  
Following are URLs where you can obtain information on other Texas Instruments products and application  
solutions:  
Products  
Amplifiers  
Data Converters  
DSP  
Interface  
Applications  
Audio  
Automotive  
Broadband  
Digital Control  
Military  
amplifier.ti.com  
dataconverter.ti.com  
dsp.ti.com  
interface.ti.com  
logic.ti.com  
www.ti.com/audio  
www.ti.com/automotive  
www.ti.com/broadband  
www.ti.com/digitalcontrol  
www.ti.com/military  
Logic  
Power Mgmt  
Microcontrollers  
Low Power Wireless  
power.ti.com  
microcontroller.ti.com  
www.ti.com/lpw  
Optical Networking  
Security  
Telephony  
Video & Imaging  
Wireless  
www.ti.com/opticalnetwork  
www.ti.com/security  
www.ti.com/telephony  
www.ti.com/video  
www.ti.com/wireless  
Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated  

相关型号:

SI9130DB

5- and 3.3-V Step-Down Synchronous Converters

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135LG-T1-E3

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9135_11

SMBus Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9136_11

Multi-Output Power-Supply Controller

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130CG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130LG-T1-E3

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9130_11

Pin-Programmable Dual Controller - Portable PCs

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137DB

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9137LG

Multi-Output, Sequence Selectable Power-Supply Controller for Mobile Applications

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY

SI9122E

500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification Drivers

Warning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY