54ACT11828_09 [TI]

10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS;
54ACT11828_09
型号: 54ACT11828_09
厂家: TEXAS INSTRUMENTS    TEXAS INSTRUMENTS
描述:

10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS

驱动 输出元件
文件: 总5页 (文件大小:78K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
54ACT11828, 74ACT11828  
10-BIT BUFFERS/BUS DRIVERS  
WITH 3-STATE OUTPUTS  
SCAS092 – D3387, APRIL 1993  
Inputs Are TTL-Voltage Compatible  
54ACT11828 . . . JT PACKAGE  
74ACT11828 . . . DW PACKAGE  
3-State Outputs Drive Bus Lines or Buffer  
(TOP VIEW)  
Memory Address Registers  
Flow-Through Architecture to Optimize  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
Y1  
Y2  
Y3  
Y4  
Y5  
GND  
GND  
GND  
GND  
Y6  
G1  
A1  
A2  
A3  
A4  
PCB Layout  
2
Center-Pin V  
and GND Configurations to  
Minimize High-Speed Switching Noise  
CC  
3
4
EPIC (Enhanced-Performance Implanted  
5
CMOS) 1- m Process  
6
A5  
500-mA Typical Latch-Up Immunity  
at 125°C  
7
VCC  
VCC  
A6  
A7  
A8  
A9  
A10  
G2  
8
9
Package Options Include Plastic Small-  
Outline Packages, Ceramic Chip Carriers,  
and Standard Ceramic 300-mil DIPs  
10  
11  
12  
13  
14  
Y7  
Y8  
Y9  
Y10  
description  
These 10-bit buffers/bus drivers provide high-  
performance bus interface for wide data paths or  
buses carrying parity.  
54ACT11828 . . . FK PACKAGE  
(TOP VIEW)  
The3-statecontrolgateisa2-inputNORsuchthat  
if either G1 or G2 is high, all ten outputs are in the  
high-impedance state.  
4
3
2 1 28 27 26  
The ACT11828 provides inverted data.  
5
25 A8  
A2  
A1  
G1  
Y1  
Y2  
Y3  
Y4  
6
A9  
24  
23  
22  
21  
20  
19  
The 54ACT11828 is characterized for operation  
over the full military temperature range of – 55°C  
to 125°C. The 74ACT11828 is characterized for  
operation from – 40°C to 85°C.  
7
A10  
G2  
Y10  
Y9  
8
9
10  
11  
Y8  
FUNCTION TABLE  
12 13 14 15 16 17 18  
INPUTS  
OUTPUT  
Y
G1  
L
G2  
L
A
H
L
L
H
Z
Z
L
L
X
H
X
X
X
H
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
54ACT11828, 74ACT11828  
10-BIT BUFFERS/BUS DRIVERS  
WITH 3-STATE OUTPUTS  
SCAS092 – D3387, APRIL 1993  
logic symbol  
logic diagram (positive logic)  
28  
28  
G1  
G1  
G2  
&
15  
EN  
15  
G2  
27  
26  
25  
24  
23  
20  
19  
18  
17  
16  
1
2
27  
26  
25  
24  
23  
20  
19  
18  
17  
16  
1
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
Y7  
Y8  
Y9  
Y10  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
A9  
A10  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
A9  
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
Y7  
Y8  
Y9  
Y10  
3
2
3
4
5
10  
11  
12  
13  
14  
4
5
10  
11  
12  
13  
14  
This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.  
Pin numbers shown are for the DW, JT, and NT packages.  
A10  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  
Supply voltage range, V  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V  
CC  
Input voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to V  
+ 0.5 V  
+ 0.5 V  
I
CC  
CC  
Output voltage range, V (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to V  
O
Input clamp current, I (V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 20 mA  
IK  
I
I
CC  
Output clamp current, I  
(V < 0 or V > V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 50 mA  
OK  
O O CC  
Continuous output current, I (V = 0 to V ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 50 mA  
Continuous current through V  
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C  
O
O
CC  
CC  
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 250 mA  
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and  
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not  
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2–2  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
54ACT11828, 74ACT11828  
10-BIT BUFFERS/BUS DRIVERS  
WITH 3-STATE OUTPUTS  
SCAS092 – D3387, APRIL 1993  
recommended operating conditions  
54ACT11828  
74ACT11828  
UNIT  
MIN  
4.5  
2
MAX  
MIN  
4.5  
2
MAX  
V
V
V
V
V
Supply voltage  
5.5  
5.5  
V
V
CC  
IH  
IL  
High-level input voltage  
Low-level input voltage  
Input voltage  
0.8  
0.8  
V
0
0
V
V
0
0
V
V
V
I
CC  
CC  
Output voltage  
V
O
CC  
CC  
I
High-level output current  
Low-level output current  
Input transition rise or fall rate  
Operating free-air temperature  
24  
24  
24  
24  
mA  
mA  
ns/V  
°C  
OH  
I
OL  
t/ v  
0
10  
0
10  
T
55  
125  
– 40  
85  
A
electrical characteristics over recommended operating free-air temperature range (unless  
otherwise noted)  
T
A
= 25°C  
54ACT11828  
74ACT11828  
PARAMETER  
TEST CONDITIONS  
V
UNIT  
CC  
MIN  
4.4  
TYP  
MAX  
MIN  
4.4  
MAX  
MIN  
4.4  
5.4  
3.8  
4.8  
MAX  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
5.5 V  
4.5 V  
5.5 V  
4.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
5.5 V  
I
I
= – 50  
A
OH  
5.4  
5.4  
3.94  
4.94  
3.7  
V
OH  
= – 24 mA  
V
OH  
4.7  
I
I
= – 50 mA  
= – 75 mA  
3.85  
OH  
3.85  
OH  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
I
= 50 A  
OL  
OL  
0.36  
0.36  
0.5  
0.44  
0.44  
V
OL  
I
= 24 mA  
V
0.5  
I
I
= 50 mA  
1.65  
OL  
= 75 mA  
1.65  
±5  
OL  
I
I
I
V
= V or GND  
CC  
± 0.5  
± 0.1  
8
± 10  
± 1  
A
A
A
OZ  
O
V = V  
or GND  
or GND,  
±1  
I
I
CC  
CC  
V = V  
I = 0  
O
160  
80  
CC  
I
One input at 3.4 V,  
Other inputs at GND or V  
5.5 V  
0.9  
1
1
mA  
I
CC  
CC  
C
C
V = V  
or GND  
or GND  
5 V  
5 V  
4.5  
12  
pF  
pF  
i
I
CC  
CC  
V = V  
I
o
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.  
This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V  
.
CC  
2–3  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
54ACT11828, 74ACT11828  
10-BIT BUFFERS/BUS DRIVERS  
WITH 3-STATE OUTPUTS  
SCAS092 – D3387, APRIL 1993  
switching characteristics over recommended ranges of supply voltage and operating free-air  
temperature (unless otherwise noted) (see Figure 1)  
T
A
= 25°C  
TYP  
5.6  
8
54ACT11828  
74ACT11828  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
UNIT  
ns  
MIN  
1.9  
5.2  
2.9  
3.4  
6
MAX  
8.3  
MIN  
1.9  
5.2  
2.9  
3.4  
6
MAX  
10.9  
12.4  
13  
MIN  
1.9  
5.2  
2.9  
3.4  
6
MAX  
10.2  
11.7  
12.1  
14.7  
12.3  
11.7  
t
t
PLH  
PHL  
PZH  
A or B  
Y
Y
Y
10.3  
9.9  
t
7
ns  
G1 or G2  
G1 or G2  
t
8.3  
9
11.4  
11.3  
10.9  
15.8  
12.9  
12.3  
PZL  
t
PHZ  
ns  
t
5.9  
8.5  
5.9  
5.9  
PLZ  
operating characteristics, V  
= 5 V, T = 25°C  
CC  
A
PARAMETER  
TEST CONDITIONS  
= 50 pF, f = 1 MHz  
L
TYP  
UNIT  
Outputs enabled  
Outputs disabled  
37  
11  
C
Power dissipation capacitance  
C
pF  
pd  
PARAMETER MEASUREMENT INFORMATION  
2 × V  
CC  
Open  
GND  
TEST  
S1  
Open  
2 × V  
S1  
500 Ω  
t
/t  
PLH PHL  
/t  
From Output  
Under Test  
t
PLZ PZL  
/t  
CC  
GND  
t
PHZ PZH  
C
= 50 pF  
L
500 Ω  
(see Note A)  
LOAD CIRCUIT  
Output  
Control  
(low-level  
enabling)  
3 V  
0 V  
1.5 V  
1.5 V  
t
PZL  
3 V  
0 V  
t
PLZ  
Input  
(see Note B)  
Output  
Waveform 1  
V
CC  
1.5 V  
1.5 V  
50% V  
CC  
20% V  
80% V  
S1 at 2 × V  
(see Note C)  
CC  
CC  
V
V
OL  
t
PHL  
t
PHZ  
t
PLH  
t
PZH  
Output  
Waveform 2  
S1 at GND  
V
OH  
OH  
CC  
50% V  
50% V  
Output  
CC  
CC  
V
50% V  
CC  
0 V  
OL  
(see Note C)  
VOLTAGE WAVEFORMS  
NOTES: A. C includes probe and jig capacitance.  
VOLTAGE WAVEFORMS  
L
B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z = 50 , t = 3 ns, t = 3 ns.  
O
r
f
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
D. The outputs are measured one at a time with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
2–4  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
IMPORTANT NOTICE  
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue  
any product or service without notice, and advise customers to obtain the latest version of relevant information  
to verify, before placing orders, that information being relied on is current and complete. All products are sold  
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those  
pertaining to warranty, patent infringement, and limitation of liability.  
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in  
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent  
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily  
performed, except those mandated by government requirements.  
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF  
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL  
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR  
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER  
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO  
BE FULLY AT THE CUSTOMER’S RISK.  
In order to minimize risks associated with the customer’s applications, adequate design and operating  
safeguards must be provided by the customer to minimize inherent or procedural hazards.  
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent  
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other  
intellectual property right of TI covering or relating to any combination, machine, or process in which such  
semiconductor products or services might be or are used. TI’s publication of information regarding any third  
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.  
Copyright 1998, Texas Instruments Incorporated  

相关型号:

54ACT11833FK

Single 8-Bit Inverting Bus Transceiver
ETC

54ACT11833JT

Single 8-Bit Inverting Bus Transceiver
ETC

54ACT11853FK

Single 8-bit Bus Transceiver
ETC

54ACT11853JT

Single 8-bit Bus Transceiver
ETC

54ACT11873FK

4-Bit D-Type Latch
ETC

54ACT11873J

IC,LATCH,DUAL,4-BIT,ACT-CMOS,DIP,28PIN,CERAMIC
TI

54ACT11873JT

4-Bit D-Type Latch
ETC

54ACT11874FK

Octal D-Type Flip-Flop
ETC

54ACT11874JT

Octal D-Type Flip-Flop
ETC

54ACT11881FK

Fixed Point ALU
ETC

54ACT11881JT

Fixed Point ALU
ETC

54ACT125DMQR

54ACT125DMQR
TI