ST20-GP6 [STMICROELECTRONICS]
GPS PROCESSOR; GPS处理器
| 型号： | ST20-GP6 |
| 厂家： | 
ST |
| 描述： | GPS PROCESSOR |
| 文件： | 总123页 (文件大小：530K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ST20-GP6
GPS PROCESSOR
PRELIMINARY DATA
FEATURES
■ Application specific features
• 12 channel GPS correlation DSP hardware,
ST20 CPU (for control and position
calculations) and memory on one chip
GPS
radio
• no TCXO required
ST20-GP6
• RTCA-SC159 / WAAS / EGNOS supported
■ GPS performance
• accuracy
- stand alone with SA on <100m, SA off <30m
- differential <1m
- surveying <1cm
12 channel GPS
hardware DSP
ST20
CPU
• time to first fix
- autonomous start 90s
- cold start 45s
Low
power
controller
- warm start 7s
Interrupt
controller
- obscuration 1s
■ Enhanced 32-bit VL-RISC CPU - C2 core
• 16/33/50 MHz processor clock
Real time
clock/calendar
• 25 MIPS at 33 MHz
• fast integer/bit operations
Serial
communications
2 UART (ASC)
■ 64 Kbytes on-chip SRAM
■ 128 Kbytes on-chip ROM
■ Programmable memory interface
• 4 separately configurable regions
• 8/16-bits wide
Programmable
memory
.
Parallel
input/output
.
interface
16
.
• support for mixed memory
• 2 cycle external access
64K
SRAM
Diagnostic
control unit
■ Programmable UART (ASC)
■ Parallel I/O
■ Vectored interrupt subsystem
■ Diagnostic control unit
■ Power management
• low power operation
128K optional
mask ROM
Test
access port
• power down modes
■ Professional toolset support
• ANSI C compiler/link driver and libraries
APPLICATIONS
• Debugging/profiling and simulation tools
■ Global Positioning System (GPS) receivers
■ Car navigation systems
■ Fleet management systems
■ Technology
• Static clocked 50 MHz design
• 3.3 V, sub micron technology
■ Time reference for telecom systems
■ 100 pin PQFP package
■ JTAG Test Access Port
42 1707 02
1/123
December 1998
The information in this datasheet is subject to change
ST20-GP6
Contents
1
2
3
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5
7
ST20-GP6 architecture overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Digital signal processing module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.1
DSP module registers ........................................................................................................................... 13
4
Central processing unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.1
4.2
4.3
4.4
4.5
4.6
Registers ............................................................................................................................................... 19
Processes and concurrency ................................................................................................................. 20
Priority ................................................................................................................................................... 22
Process communications ...................................................................................................................... 23
Timers ................................................................................................................................................... 23
Traps and exceptions ........................................................................................................................... 24
5
Interrupt controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
5.1
5.2
5.3
5.4
5.5
5.6
Interrupt vector table ............................................................................................................................. 31
Interrupt handlers .................................................................................................................................. 31
Interrupt latency .................................................................................................................................... 32
Preemption and interrupt priority .......................................................................................................... 32
Restrictions on interrupt handlers ......................................................................................................... 33
Interrupt configuration registers ............................................................................................................ 33
6
7
Interrupt level controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
6.1
6.2
Interrupt assignments ........................................................................................................................... 37
Interrupt level controller registers ......................................................................................................... 37
Instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
7.1
7.2
7.3
Instruction cycles .................................................................................................................................. 40
Instruction characteristics ..................................................................................................................... 41
Instruction set tables ............................................................................................................................. 42
8
9
Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
8.1
8.2
8.3
System memory use ............................................................................................................................. 51
Boot ROM ............................................................................................................................................. 52
Internal peripheral space ...................................................................................................................... 52
Memory subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
9.1
9.2
SRAM ................................................................................................................................................... 55
ROM ..................................................................................................................................................... 55
2/123
ST20-GP6
10 Programmable memory interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
10.1
10.2
10.3
10.4
10.5
10.6
EMI signal descriptions ......................................................................................................................... 58
External accesses ................................................................................................................................. 59
MemWait ............................................................................................................................................... 60
EMI configuration registers ................................................................................................................... 62
Boot source ........................................................................................................................................... 65
Default configuration ............................................................................................................................. 65
11 Low power controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
11.1
11.2
Low power control ................................................................................................................................. 66
Low power configuration registers ........................................................................................................ 67
12 Real time clock and watchdog timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
12.1
12.2
12.3
12.4
Power supplies ..................................................................................................................................... 70
Real time clock ..................................................................................................................................... 70
Watchdog timer ..................................................................................................................................... 70
RTC/WDT configuration registers ......................................................................................................... 71
13 System services . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
13.1
13.2
13.3
Reset, initialization and debug .............................................................................................................. 73
Bootstrap .............................................................................................................................................. 73
Clocks ................................................................................................................................................... 73
14 Diagnostic controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
14.1
14.2
14.3
14.4
14.5
14.6
Diagnostic hardware ............................................................................................................................. 75
Access features .................................................................................................................................... 76
Software debugging features ................................................................................................................ 77
Controlling the diagnostic controller ...................................................................................................... 79
Peeking and poking the host from the target ........................................................................................ 80
Abortable instructions ........................................................................................................................... 80
15 UART interface (ASC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
15.1
15.2
15.3
15.4
15.5
Functionality .......................................................................................................................................... 82
Timeout mechanism ............................................................................................................................. 85
Baud rate generation ............................................................................................................................ 85
Interrupt control .................................................................................................................................... 86
ASC configuration registers .................................................................................................................. 88
16 Parallel input/output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
16.1
PIO Ports0-1 ......................................................................................................................................... 94
17 Configuration register addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
3/123
ST20-GP6
18 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
19 GPS Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
19.1
19.2
Accuracy ............................................................................................................................................... 106
Time to first fix ...................................................................................................................................... 107
20 Timing specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
20.1
20.2
20.3
20.4
20.5
EMI timings ........................................................................................................................................... 108
Reset timings ........................................................................................................................................ 110
PIO timings ........................................................................................................................................... 111
ClockIn timings ..................................................................................................................................... 112
JTAG IEEE 1149.1 timings ................................................................................................................... 113
21 Pin list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
22 Package specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
22.1
22.2
ST20-GP6 package pinout ................................................................................................................... 116
100 pin PQFP package dimensions ..................................................................................................... 119
23 Test access port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
24 Device ID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
25 Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
4/123
ST20-GP6
1 Introduction
The ST20-GP6 is an application-specific single chip micro using the ST20 CPU with
microprocessor style peripherals added on-chip. It incorporates DSP hardware for processing the
signals from GPS (Global Positioning System) satellites.
The twelve channel GPS correlation DSP hardware is designed to handle twelve satellites, two of
which can be initialized to support the RTCA-SC159 specification for WAAS (Wide Area
Augmentation Service) and EGNOS (European Geostationary Navigation Overlay System)
services.
The ST20-GP6 has been designed to minimize system costs and reduce the complexity of GPS
systems. It offers all hardware DSP and microprocessor functions on one chip and provides
sufficient on-chip RAM and ROM. The entire analogue section, RF and clock generation are
available on a companion chip. Thus, a complete GPS system is possible using just two chips, see
Figure 1.1.
Antenna
ST20-GP6
DSP
ASIC
Driver
(optional)
STB5600
Radio
UART
CPU
Single chip
Parallel
I/O
Parallel I/O
Low
cost
crystal
Real
time
clock
Watchdog
timer
No TCXO
optional
mask ROM
RAM
Figure 1.1 GPS system
The ST20-GP6 supports large values of frequency offset, allowing the use of a very low cost
oscillator, thus saving the cost of a Temperature Controlled Crystal Oscillator (TCXO).
The CPU and software have access to the part-processed signal to enable accelerated acquisition
time.
5/123
ST20-GP6
The ST20-GP6 can implement the GPS digital signal processing algorithms using less than 50% of
the available CPU processing power. This leaves the rest available for integrating OEM application
functions such as route-finding, map display and telemetry. A hardware microkernel in the ST20
CPU supports the sharing of CPU time between tasks without an operating system or executive
overhead.
The architecture is based on the ST20 CPU core and supporting macrocells developed by
STMicroelectronics. The ST20 micro-core family provides the tools and building blocks to enable
the development of highly integrated application specific 32-bit devices at the lowest cost and
fastest time to market. The ST20 macrocell library includes the ST20Cx family of 32-bit VL-RISC
(variable length reduced instruction set computer) micro-cores, embedded memories, standard
peripherals, I/O, controllers and ASICs.
The ST20-GP6 uses the ST20 macrocell library to provide the hardware modules required in a
GPS system. These include:
•
•
•
•
•
•
•
•
DSP hardware
Dual channel UART for serial communications
Two parallel I/O modules providing 16 bits of parallel I/O
Interrupt controller
Real time clock/calendar and watchdog timer
128 Kbytes of on-chip ROM for application code
64 Kbytes of on-chip RAM, of which 16 Kbytes is battery backed
Diagnostic control unit and test access port for development support
The ST20-GP6 is supported by a range of software and hardware development tools for PC and
UNIX hosts including an ANSI-C ST20 software toolset and the ST20 INQUEST window based
debugging toolkit.
6/123
ST20-GP6
2 ST20-GP6 architecture overview
The ST20-GP6 consists of an ST20 CPU plus application specific DSP hardware for handling GPS
signals, plus a dual channel UART, ROM and RAM memory, parallel IO, real time clock and
watchdog functions.
Figure 2.1 shows the subsystem modules that comprise the ST20-GP6. These modules are
outlined below and more detailed information is given in the following chapters.
DSP
The ST20-GP6 includes DSP hardware for processing signals from the GPS satellites. The DSP
module generates the pseudo-random noise (prn) signals, and de-spreads the incoming signal.
It consists of a down conversion stage that takes the 4 MHz input signal down to nominally zero
frequency both in-phase and quadrature (I & Q). This is followed by 12 parallel hardware channels
for satellite tracking, whose output is passed to the CPU for further software processing at a
programmableinterval, nominally every millisecond.
CPU
The Central Processing Unit (CPU) on the ST20-GP6 is the ST20 32-bit processor core. It contains
instruction processing logic, instruction and data pointers, and an operand register. It directly
accesses the high speed on-chip memory, which can store data or programs. The processor can
access up to 4 Mbytes of memory via the programmablememory interface.
7/123
ST20-GP6
GPS
radio
ST20-GP6
12 channel GPS
hardware DSP
ST20
CPU
Serial
communications
Interrupt
controller
Interrupts
User position
output in
ASCII
2 UART
Low
power
controller
.
.
.
Parallel
input/output
16
Real time
clock
Diagnostic
control unit
Programmable
memory
interface
Test access
port
Reset
Clock
System
services
64K
SRAM
128K
ROM
Figure 2.1 ST20-GP6 architectural block diagram
Memory subsystem
The ST20-GP6 on-chip memory system provides 60 Mbytes/s internal data bandwidth, supporting
pipelined 2-cycle internal memory access at 30 ns cycle times. The ST20-GP6 memory system
consists of SRAM, ROM and a programmable external memory interface (EMI).
8/123
ST20-GP6
The ST20-GP6 can use 8 or 16-bit external RAM, 8 or 16-bit external ROM, and has a 20-bit
address bus.
The ST20-GP6 product has 64 Kbytes of on-chip SRAM. This is in 4 banks of 16 Kbytes. One of
these banks is powered from the back-up battery supply. The ST20-GP6 has 128 Kbytes of ROM
for application code.
The ST20-GP6 memory interface controls the movement of data between the ST20-GP6 and off-
chip memory. It is designed to support memory subsystems without any external support logic and
is programmable to support a wide range of memory types. Memory is divided into 4 banks which
can each have different memory characteristics and each bank can access up to 1 Mbyte of
external memory.
The normal memory provision in a simple GPS receiver is a single 64K x 16-bit ROM or Flash
ROM (70, 90 or 100 ns access time). The internal 64 Kbyte RAM is sufficient for application use,
howeverfor development purposes external RAM may be added. The ST20-GP6 can support up to
1 Mbyte of SRAM plus 1 Mbyte of ROM, enabling additional functions to be added if required.
Low power controller, real time clock and watchdog timer
The ST20-GP6 has power-down capabilities configurable in software. When powered down, a
timer can be used as an alarm, re-activating the CPU after a programmed delay. This is suitable for
ultra low power or solar powered applications such as container tracking, railway truck tracking, or
marine navigation buoys that must check they are on station at intervals.
There is also a watchdog timer (WDT), resetting the system if it times out. The watchdog timer
function is enabled by an external pin (WdEnable). The WDT has a counter, clocked to give a
nominal 2 second delay. A status flag (notWdReset) is set by a watchdog reset. This can be used
to indicate to application code that the system was reset by the watchdog timer.
The real time clock (RTC) provides a set of continuously running counters to provide a clock-
calendar function. The counter values can be written to set the current time/data. The RTC is
clocked by a 32,768 Hz crystal oscillator and has a separate power supply so that it can continue to
run when the rest of the chip is powered down.
The RTC contains two counters: a 30-bit ‘milliseconds’ counter and a 16-bit ‘weeks’ counter. This
allows large time values to be represented to high accuracy. Note that the milliseconds counter is
actually clocked at 1.024 KHz and this must be handled by software.
The ST20-GP6 is designed for 0.35 micron, 3.3 V CMOS technology and runs at speeds of up to
50 MHz. 3.3 V operation provides reduced power consumption internally and allows the use of low
power peripherals. In addition, a power-down mode is available on the ST20-GP6.
The different power levels of the ST20-GP6 are listed below.
•
•
Operating power — power consumed during functional operation.
Stand-by power — power consumed during little or no activity. The CPU is idle but ready to
immediately respond to an interrupt/reschedule.
•
Power-down — clocks are stopped and power consumption is significantly reduced. Func-
tional operation is stalled. Normal functional operation can be resumed from previous state
as soon as the clocks are stable. No information is lost during power down as all internal
logic is static.
9/123
ST20-GP6
•
Power to most of the chip removed — only the real time clock supply (RTCVDD) power on.
In power-downmode the processor and all peripherals are stopped, including the external memory
controller and optionally the PLL. Effectively the internal clock is stopped and functional operation
is stalled. On restart the clock is restarted and the chip resumes normal functional operation.
Serial communications
The ST20-GP6 has two UARTs (Asynchronous Serial Controllers (ASCs)) for serial
communication. The UARTs provide an asynchronous serial interface and can be programmed to
support a range of baud rates and data formats, for example, data size, stop bits and parity.
Interrupt subsystem
The ST20-GP6 interrupt subsystem supports eight prioritized interrupts. Four interrupts are
connected to on-chip peripherals (2 for the UARTs, 2 for the programmable IO), two are available
as external interrupt pins and two are spare.
Each interrupt level has a higher priority than the previous and each level supports only one
software handler process.
Note that interrupt handlers must not prevent the GPS DSP data traffic from being handled. During
continuous operation this has 1 ms latency and is not a problem, but during initial acquisition it has
a 32 µs rate and thus all interrupts must be disabled except if used to stop GPS operation.
Parallel IO module
Sixteen bits of parallel IO are provided. Each bit is programmable as an output or an input. Edge
detection logic is provided which can generate an interrupt on any change of an input bit.
JTAG Test Access Port
The Test Access Port (TAP) supports the IEEE 1149.1 JTAG test standard.
Diagnostic controller
The diagnostic controller is a programmablemodule which connects directly into the CPU. It can be
accessed by the TAP. This allows debugging systems to be used which do not affect CPU
performance or intrude into application code. Debugging support includes:
•
•
•
hardware breakpoint and watchpoint
real time trace
external LSA triggering support
It is also used to provide system services, including booting the CPU.
System services module
The ST20-GP6 system services module includes:
•
•
reset and initialization port.
phase locked loop (PLL) — accepts 16.368 MHz input and generates all the internal high
frequency clocks needed for the CPU.
10/123
ST20-GP6
3 Digital signal processing module
The ST20-GP6 chip includes 12 channel GPS correlation DSP hardware. It is designed to handle
twelve satellites, two of which can be initialized to support the RTCA-SC159 specification.
The digital signal processing (DSP) module extracts GPS data from the incoming IF (Intermediate
Frequency) data. There are a number of stages of processing involved; these are summarized
below and in Figure 3.1. After the 12 pairs of hardware correlators, the data for all channels are
time division multiplexed onto the appropriate internal buses (i.e. values for each channel are
passed in sequence, for example: I , Q , I , Q ... I , Q , I , Q ).
1
1
2
2
12
12
1
1
I correlator
(x 12)
DMA
interface
4 MHz IF
input
frequency
converter B
frequency
converter A
accumulator
Q correlator
(x 12)
data
sampler
Pseudo random
noise sequence
generator
Numerically
controlled
oscillator
(x 12)
ST20 CPU accessible
registers
Figure 3.1 DSP module block diagram
The main stages of processing are as follows:
Data sampling
This stage removes any meta-stability caused by the asynchronous input data coming from an
analogue source (the radio receiver). The data at this point consists of a carrier of nominally
4.092 MHz with a bandwidth of approximately ±1 MHz.
This stage is common to all 12 channels.
11/123
ST20-GP6
Frequency conversion (A)
The first frequency converter mixes the sampled IF data with the (nominal) 4.092 MHz signal. This
is done twice with a quarter cycle offset to produce I and Q (In-phase and Quadrature) versions of
the data at nominal zero centre frequency (this can actually be up to ±132 KHz due to errors such
as doppler shift, crystal accuracy,etc.). The sum frequency (~8 MHz) is removed by low-pass filter-
ing in the correlator.
This stage is common to all 12 channels.
Correlation against pseudo-random sequence
The GPS data is transmitted as a spread-spectrum signal (with a bandwidth of about 2 MHz). In
order to recover the data it is necessary to correlate against the same Pseudo-Random Noise
(PRN) signal that was used to transmit the data. The output of the correlator accumulator is sam-
pled at 264 KHz. The PRN sequences come from the PRN generator.
There is a correlator for the I and Q signals for each of the 12 channels. The output signal is now
narrowband.
Frequency conversion (B)
The second stage of frequency conversion mixes the data with the local oscillator signal generated
by the Numerically Controlled Oscillator (NCO). This signal is locked, under software control, to the
Space Vehicle (SV) frequency and phase to remove the errors and take the frequency and band-
width of the data down to 0 and ±50 Hz respectively. Filtering to 500 Hz is achievedin hardware, to
50 Hz in software.
This stage is shared by time division multiplexing between all 12 channels. This is loss-free as the
stage supports 12 channels x 264 KHz, approximately 3 MHz, well within its 16 MHz clock rate.
Result integration
The final stage sums the I and Q values for each channel over a user defined period. In normal
operation, the sampling period is slightly less than the 1ms length of the PRN sequence. This
ensures that no data is lost, although it may mean that some data samples are seen twice — this is
handled (mainly) in software.
The sampling period can also be programmed to be much shorter (i.e. a higher cut-off frequency
for the filter) when the system is trying to find new satellites (‘acquisition mode’).
There are two further stages of buffering for the accumulated 16-bit I and Q values for each chan-
1
nel. These allow for the slightly different time domains involved .
The results after hardware processing of the signal, using the parameters set in the DSP registers,
refer to Section 3.1, are delivered to the CPU via a DMA engine in packet format. The CPU should
perform an in (input) instruction on the appropriate channel (see address map, Figure 8.1 on
page 53) in order to read a packet.
The format of the 62-byte packets is given in Figure 3.2. These represent a two byte header, fol-
lowed by the 16-bit I-values for 12 channels, then the 16-bit Q-values for 12 channels, then the 8-bit
timestamp values for the 12 channels. The I and Q values are sent least significant byte first. The 2
1. Data sampled in SV time, data transmitted to the CPU at fixedintervals.
12/123
ST20-GP6
byte header contains: a ‘sync’ byte with the value #1B, and a ‘sample rate’ byte which contains the
two SampleRate bits from the DSPControl register, see Table 3.1.
Packets are delivered at the rate selected by the DSPControl register, even if new data is not avail-
able. In this case, the data value for the field is set to #8000. This guarantees that synchronism is
maintained between the satellite one-millisecond epochs and the receiver, despite time-of-recep-
tion variations due to the varying path length from the satellite.
62 byte packet every 840/970/31/62 µs
12 x 16-bit
I values
12 x 16-bit
Q values
12 x 8-bit
time values
16-bit
Absent 16-bit values padded with #8000
header
sample
rate
sync
Tracking mode
Acquisition mode
T[7:6] = 10
T[5:0] = time[5:0]
First packet (in SV ms)
T[7:6] = 10
T[5:0] = time[5:0]
Remaining packets
T[7:6] = 00
T[5:0] = sequence number
(sequence numbers are 2 to
16 or 32)
Figure 3.2 DSP packet format
3.1 DSP module registers
The GPS hardware channels of the ST20-GP6 are controlled by three sets of registers:
1
2
3
DSPControl register
PRNcode0-11 and PRNphase0-11 registers
NCOfrequency0-11 and NCOphase0-11 registers
The base addresses for the DSP registers are given in the Memory Map chapter.
DSPControl register
The DSPControl register determines whether the PRN generators are on (normal use) or disabled
(for built-in-self-test of a system), whether the system is in tracking mode (840/970 µs output rate)
or initial acquisition mode (31/62 µs), and selects which of the two rates for each mode. It also
13/123
ST20-GP6
determines whether the accumulated carrier phase in the NCO are reset to zero automatically or
continue from their existing value. The bit allocations are given in Table 3.1.
DSPControl
DSP base address + #140
Function
Write only
Bit
Bit field
1:0
SampleRate
These bits control the sampling rate (the rate at which data is sent to the DMA
controller). The encoding of these bits is as follows:
No. of samples
accumulated
SampleRate[1:0]
Transfer period
Mode
00
01
10
11
840 µs
970 µs
31 µs
256
256
8
Tracking
Acquisition
62 µs
16
2
3
NCOResetEnable
PRNDisable
When set to 1, the accumulated NCO phase for a channel is reset when the cor-
responding PRN code register is written.
When set to 1, all PRN generators are disabled.
Table 3.1 DSPControl register format
PRNcode0-11 registers
The PRNcode0-11 registers choose the code for the particular satellite, and writing these causes a
reset to the accumulated carrier phase in the NCO for the corresponding channel, if enabled by the
DSPControl register.
PRNcode0-11
DSP base address + #00 to #2C
Write only
Bit
Bit field
PRNcode
Function
6:0
Satellite code as a 7-bit value.
Table 3.2 PRNcode0-11 register format
The bit-fields for selecting particular GPS satellites are given in Table 3.3.
14/123
ST20-GP6
a
Taps selected from G2 shift register
PRNcode0-11
register value
Satellite ID
by bits 6 to 4
by bits 3 to 0
1
2
3
4
5
6
7
8
9
#62
#73
#04
#15
#11
#22
#01
#12
#23
#32
#43
#65
#76
#07
#18
#29
#41
#52
#63
#74
#05
#16
#31
#64
#75
#06
#17
#28
#61
#72
#03
#14
#25
#24
#71
#02
#24
#20
6
7
8
9
9
10
8
9
10
3
4
6
7
8
9
10
4
5
6
7
8
9
3
6
7
8
9
10
6
7
8
9
10
10
7
8
10
10
2
3
4
5
1
2
1
2
3
2
3
5
6
7
8
9
1
2
3
4
5
6
1
4
5
6
7
8
1
2
3
4
5
4
1
2
4
0
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
-
-
-
-
-
b
WAAS
Table 3.3 PRNcode0-11 register value
a. Refer to the US DoD document ICD-GPS-200.
b. It is the responsibility of the software to ensure that when this value is selected, a suitable
value has been written into the PRNinitialVal0-1 register. If this channel is later used for a
standard GPS satellite, the PRNinitialVal0-1 must be set to all ones (#3FF).
For channels 0 and 1, RTCA-SC159 satellite codes can also be selected. This is achieved by set-
ting the PRNcode0-11 register appropriately and also writing the initial value for the satellite to the
15/123
ST20-GP6
PRNinitialVal0-1 register, see Table 3.8. If uninitialized by the software, the PRNinitialVal register
defaults to 11 1111 1111 (#3FF) as required for GPS satellites.
The PRNcode0-11 and PRNinitialVal0-1 registers are normally written only when the satellite is
first chosen.
PRNphase0-11 registers
The PRN0-11phase registers determine the relative delay between the receiver master clock, and
the start of the one millisecond repetitive code sequence. The code sequence starts when the
receiver clock counter (invisible to the software except through message timestamps) reaches the
value written to the PRNphase0-11 register. The PRNphase0-11 register must only be written
once per satellite milliseconds-epoch, which varies from the receiver epoch dynamically due to sat-
ellite motion. Synchronism with the software is achieved by reading the register, when a write
enable flag is returned. If not enabled, the write operation is abandoned by the software.
The 19-bit value comprises three fields. The 3 least significant bits represent the fractional-delay in
eighths of a code-chip. The middle 10 bits represent the integer delay in code-chips, 0-1022, with
the value 1023 illegal. The upper 6 most significant bits represent the delay in integer milliseconds.
PRNphase0-11
DSP base address + #40 to #6C
Function
Write only
Bit
Bit field
FractionalDelay
2:0
Fractional delay in eighths of a code-chip.
12:3
18:13
IntegerDelay
Delay
Integer delay in code-chips. Value 0-1022. Note, the value 1023 is illegal.
Delay in integer milliseconds.
Table 3.4 PRNphase0-11 register format
Note also that the eighth-chip resolution of the code generator is not sufficient for positioning. At
125 ns it represents approximately 40 m of range, over 100 m of position. The software must main-
tain the range measurements around the 1 ns resolution level in a 32-bit field, and send an appro-
priate 19-bit sub-field to the register. Note, care must be taken when calculating this field from a
computed delay, or vice versa, to allow for the missing value1023. The overall register bit-field can-
not be used mathematically as a single binary number.
PRNphase0-11WrEn registers
The PRNphase0-11WrEn flags are active low flags that record when the PRNphase0-11 register
can be updated. The PRNphaseWrEn flag for a channel is set high when the corresponding PRN-
phase register is written. The flag is reset again when the value written is loaded into the PRN gen-
16/123
ST20-GP6
erator. Note, the PRNphase0-11 register should only be updated when the PRNphase0-11WrEn
register has been cleared by the hardware.
PRNphase0-11WrEn
DSP base address + #40 to #6C
Function
Read only
Bit
Bit field
PRNphaseWrEn
0
Set when the corresponding PRNphase0-11 register is set.
Table 3.5 PRNphase0-11WrEn register format
NCOfrequency0-11 registers
The NCOfrequency0-11 registers hold a signed 18-bit value that is added repetitively, ignoring
overflows, to the accumulated NCO phase from which the NCO sine and cosine waveforms are
generated. The addition is performed at a 264 KHz rate (16.368MHz/62). The accumulated NCO
phase is not accessible to the software, but can be cleared when initialising the channel if enabled
by the DSPControl register.
18
Each unit value in the NCOfrequency0-11 register represents 264KHz/(2 ), i.e.
1.007080078125 Hz.
If the extreme values are written, #1FFFF and #20000, the sine wave generated will be at approxi-
mately +132 KHz, and precisely -132 KHz respectively.
NCOfrequency0-11
DSP base address + #80 to #AC
Function
Write only
Bit
Bit field
17:0
NCOfrequency
NCO frequency as a signed 18-bit value.
Table 3.6 NCOfrequency0-11 register format
NCOphase0-11 registers
The NCOphase0-11 registers contents are added to the accumulated phase to correct the carrier
for the final 1 Hz that cannot be resolved by the NCO frequency. This addition is not cumulative,
and the value must be updated regularly by the software as a result of carrier phase errors mea-
sured on the satellite signal. The register holds a signed 7-bit field representing +/-180 degrees
total in steps of 2.8125 degrees (360/128).
NCOphase0-11
DSP base address + #C4 to #EC
Function
Write only
Bit
Bit field
NCOphase
6:0
NCO phase as a signed 7-bit value representing +/-180 degrees total in steps of
2.8125 degrees (360/128).
Table 3.7 NCOphase0-11 register format
17/123
ST20-GP6
PRNinitialVal0-1 registers
The initial value for the two RTCA-SC159 capable satellites channels should be written to the
PRNinitialVal0-1 registers. The value can be found in the RTCA-SC159 Specification.
Note: The value written to the register is the Initial Value defined by RTCA-SC159 for the PRN
required. The conversion from ‘big-endian’ as used in the specification to ‘little-endian’ as conven-
tionally used in ST20 architectures has been implemented in the hardware.
If uninitialized by the software, this register defaults to 11 1111 1111 (#3FF) as required for GPS
satellites.
PRNinitialVal0-1
DSP base address + #100, #104
Write only
Bit
Bit field
Function
9:0
InitialValue
Initial value of the RTCA-SC159 satellite channel.
Table 3.8 PRNinitialVal0-1 register format
18/123
ST20-GP6
4 Central processing unit
The Central Processing Unit (CPU) is the ST20 32-bit processor core. It contains instruction pro-
cessing logic, instruction and data pointers, and an operand register. It can directly access the high
speed on-chip memory, which can store data or programs. Where larger amounts of memory are
required, the processor can access memory via the External Memory Interface (EMI).
The processor provides high performance:
•
•
•
•
•
Fast integer multiply - 4 cycle multiply
Fast bit shift - single cycle barrel shifter
Byte and part-word handling
Scheduling and interrupt support
64-bit integer arithmetic support.
The scheduler provides a single level of pre-emption. In addition, multi-level pre-emption is pro-
vided by the interrupt subsystem, see Chapter 5 for details. Additionally, there is a per-priority trap
handler to improve the support for arithmetic errors and illegal instructions, refer to section 4.6.
4.1 Registers
The CPU contains six registers which are used in the execution of a sequential integer process.
The six registers are:
•
•
•
•
The workspace pointer (Wptr) which points to an area of store where local data is kept.
The instruction pointer (Iptr) which points to the next instruction to be executed.
The status register (Status).
The Areg, Breg and Creg registers which form an evaluation stack.
The Areg, Breg and Creg registers are the sources and destinations for most arithmetic and logi-
cal operations. Loading a value into the stack pushes Breg into Creg, and Areg into Breg, before
loading Areg. Storing a value from Areg, pops Breg into Areg and Creg into Breg. Creg is left
undefined.
Registers
Areg
Breg
Creg
Wptr
Iptr
Local data
Program
Figure 4.1 Registers used in sequential integer processes
19/123
ST20-GP6
Expressions are evaluated on the evaluation stack, and instructions refer to the stack implicitly. For
example,the add instruction adds the top two values in the stack and places the result on the top of
the stack. The use of a stack removes the need for instructions to explicitly specify the location of
their operands. No hardware mechanism is provided to detect that more than three values have
been loaded onto the stack; it is easy for the compiler to ensure that this never happens.
Note that a location in memory can be accessed relative to the workspace pointer, enabling the
workspace to be of any size.
The use of shadow registers provides fast, simple and clean context switching.
4.2 Processes and concurrency
The following section describes ‘default’ behavior of the CPU and it should be noted that the user
can alter this behavior, for example, by disabling timeslicing, installing a user scheduler, etc.
A process starts, performs a number of actions, and then either stops without completing or termi-
nates complete. Typically, a process is a sequence of instructions. The CPU can run several pro-
cesses in parallel (concurrently). Processes may be assigned either high or low priority, and there
may be any number of each.
The processor has a microcoded scheduler which enables any number of concurrent processes to
be executed together, sharing the processor time. This removes the need for a software kernel,
although kernels can still be written if desired.
At any time, a process may be
active
- being executed,
- interrupted by a higher priority process,
- on a list waiting to be executed.
inactive - waiting to input,
- waiting to output,
- waiting until a specified time.
The scheduler operates in such a way that inactive processes do not consume any processor time.
Each active high priority process executes until it becomes inactive. The scheduler allocates a por-
tion of the processor’stime to each active low priority process in turn (see section 4.3). Active pro-
cesses waiting to be executed are held in two linked lists of process work spaces, one of high
priority processes and one of low priority processes. Each list is implemented using two registers,
one of which points to the first process in the list, the other to the last. In the linked process list
shown in Figure 4.2, process S is executingand P, Q and R are active, awaiting execution. Only the
low priority process queue registers are shown; the high priority process ones behavein a similar
manner.
20/123
ST20-GP6
Registers
Program
Local data
FptrReg1
BptrReg1
Iptr.s
P
Q
R
S
Link.s
Iptr.s
Link.s
Areg
Breg
Creg
Wptr
Iptr.s
Iptr
Figure 4.2 Linked process list
Function
High priority
Low priority
FptrReg1
Pointer to front of active process list
Pointer to back of active process list
FptrReg0
BptrReg0
BptrReg1
Table 4.1 Priority queue control registers
Each process runs until it has completed its action or is descheduled. In order for several pro-
cesses to operate in parallel, a low priority process is only permitted to execute for a maximum of
two timeslice periods. After this, the machine deschedules the current process at the next timeslic-
ing point, adds it to the end of the low priority scheduling list and instead executes the next active
process. The timeslice period is 1ms.
There are only certain instructions at which a process may be descheduled. These are known as
descheduling points. A process may only be timesliced at certain descheduling points. These are
known as timeslicing points and are defined in such a way that the operand stack is always empty.
This removes the need for saving the operand stack when timeslicing. As a result, an expression
evaluation can be guaranteed to execute without the process being timesliced part way through.
Whenever a process is unable to proceed, its instruction pointer is saved in the process workspace
and the next process taken from the list.
The processor core provides a number of special instructions to support the process model, includ-
ing startp (start process) and endp (end process). When a main process executes a parallel con-
struct, startp is used to create the necessary additional concurrent processes. A startp instruction
creates a new process by adding a new workspace to the end of the scheduling list, enabling the
new concurrent process to be executed together with the ones already being executed. When a
process is made active it is always added to the end of the list, and thus cannot pre-empt pro-
cesses already on the same list.
The correct termination of a parallel construct is assured by use of the endp instruction. This uses
a data structure that includes a counter of the parallel construct components which have still to ter-
21/123
ST20-GP6
minate. The counter is initialized to the number of components before the processes are started.
Each component ends with an endp instruction which decrements and tests the counter. For all but
the last component, the counter is non zero and the component is descheduled. For the last com-
ponent, the counter is zero and the main process continues.
4.3 Priority
The following section describes ‘default’ behavior of the CPU and it should be noted that the user
can alter this behavior, for example, by disabling timeslicing and priority interrupts.
The processor can execute processes at one of two priority levels, one level for urgent (high prior-
ity) processes, one for less urgent (low priority) processes. A high priority process will always exe-
cute in preference to a low priority process if both are able to do so.
High priority processes are expected to execute for a short time. If one or more high priority pro-
cesses are active, then the first on the queue is selected and executes until it has to wait for a com-
munication, a timer input, or until it completes processing.
If no process at high priority is active, but one or more processes at low priority are active, then one
is selected. Low priority processes are periodically timesliced to provide an even distribution of pro-
cessor time between tasks which use a lot of computation.
If there are n low priority processes, then the maximum latency from the time at which a low priority
process becomes active to the time when it starts processing is the order of 2n timeslice periods. It
is then able to execute for between one and two timeslice periods, less any time taken by high pri-
ority processes. This assumes that no process monopolizes the time of the CPU; i.e. it has fre-
quent timeslicing points.
The specific condition for a high priority process to start execution is that the CPU is idle or running
at low priority and the high priority queue is non-empty.
If a high priority process becomes able to run while a low priority process is executing, the low pri-
ority process is temporarily stopped and the high priority process is executed. The state of the low
priority process is saved into ‘shadow’ registers and the high priority process is executed. When no
further high priority processes are able to run, the state of the interrupted low priority process is re-
loaded from the shadow registers and the interrupted low priority process continues executing.
Instructions are provided on the processor core to allow a high priority process to store the shadow
registers to memory and to load them from memory. Instructions are also provided to allow a pro-
cess to exchange an alternative process queue for either priority process queue (see Table 7.21 on
page 49). These instructions allow extensions to be made to the scheduler for custom run-time ker-
nels.
A low priority process may be interrupted after it has completed execution of any instruction. In
addition, to minimize the time taken for an interrupting high priority process to start executing, the
potentially time consuming instructions are interruptible. Also some instructions may be aborted,
and are restarted when the process next becomes active (refer to the Instruction Set chapter).
22/123
ST20-GP6
4.4 Process communications
Communication between processes takes place over channels, and is implemented in hardware.
Communication is point-to-point, synchronized and unbuffered. As a result, a channel needs no
process queue, no message queue and no message buffer.
A channel between two processes executing on the same CPU is implemented by a single word in
memory; a channel between processes executing on different processors is implemented by point-
to-point links. The processor provides a number of operations to support message passing, the
most important being in (input message) and out (output message).
The in and out instructions use the address of the channel to determine whether the channel is
internal or external. This means that the same instruction sequence can be used for both hard and
soft channels, allowing a process to be written and compiled without knowledge of where its chan-
nels are implemented.
Communication takes place when both the inputting and outputting processes are ready. Conse-
quently, the process which first becomes ready must wait until the second one is also ready. The
inputting and outputting processes only become active when the communication has completed.
A process performs an input or output by loading the evaluation stack with, a pointer to a message,
the address of a channel, and a count of the number of bytes to be transferred, and then executing
an in or out instruction.
4.5 Timers
There are two 32-bit hardware timer clocks which ‘tick’ periodically. These are independent of any
on-chip peripheral real time clock. The timers provide accurate process timing, allowing processes
to deschedule themselves until a specifictime.
One timer is accessible only to high priority processes and is incremented approximately every
microsecond, cycling completely in approximately 4295 seconds. The other is accessible only to
low priority processes and is incremented approximately every 64 microseconds, giving 15625
ticks per second. It has a full period of approximately 76 hours. Timer frequencies are approximate.
Register
ClockReg0
ClockReg1
TnextReg0
TnextReg1
TptrReg0
Function
Current value of high priority (level 0) process clock.
Current value of low priority (level 1) process clock.
Indicates time of earliest event on high priority (level 0) timer queue.
Indicates time of earliest event on low priority (level 1) timer queue.
High priority timer queue.
TptrReg1
Low priority timer queue.
Table 4.2 Timer registers
The current value of the processor clock can be read by executing a ldtimer (load timer) instruction.
A process can arrange to perform a tin (timer input), in which case it will become ready to execute
after a specified time has been reached. The tin instruction requires a time to be specified. If this
time is in the ‘past’ then the instruction has no effect. If the time is in the ‘future’ then the process is
descheduled. When the specified time is reached the process becomes active. In addition, the
23/123
ST20-GP6
ldclock (load clock), stclock (store clock) instructions allow total control over the clock value and the
clockenb (clock enable), clockdis (clock disable) instructions allow each clock to be individually
stopped and re-started.
Figure 4.3 shows two processes waiting on the timer queue, one waiting for time 21, the other for
time 31.
Work spaces
Program
ClockReg0
TnextReg0
TptrReg0
5
Comparator
21
Alarm
21
Empty
31
Figure 4.3 Timer registers
4.6 Traps and exceptions
A software error, such as arithmetic overflow or array bounds violation, can cause an error flag to
be set in the CPU. The flag is directly connected to the ErrorOut pin. Both the flag and the pin can
be ignored, or the CPU stopped. Stopping the CPU on an error means that the error cannot cause
further corruption. As well as containing the error in this way it is possible to determine the state of
the CPU and its memory at the time the error occurred. This is particularly useful for postmortem
debugging where the debugger can be used to examine the state and history of the processor
leading up to and causing the error condition.
In addition, if a trap handler process is installed, a variety of traps/exceptions can be trapped and
handled by software. A user supplied trap handler routine can be provided for each high/low pro-
cess priority level. The handler is started when a trap occurs and is given the reason for the trap.
The trap handler is not re-entrant and must not cause a trap itself within the same group. All traps
can be individually masked.
4.6.1 Trap groups
The trap mechanism is arranged on a per priority basis. For each priority there is a handler for each
group of traps, as shown in Figure 4.4.
24/123
ST20-GP6
Low priority traps
High priority traps
CPU Error
trap handler
Scheduler
trap handler
CPU Error
trap handler
Scheduler
trap handler
Breakpoint
trap handler
System operations
trap handler
Breakpoint
trap handler
System operations
trap handler
Figure 4.4 Trap arrangement
There are four groups of traps, as detailed below.
•
Breakpoint
This group consists of the Breakpoint trap. The breakpoint instruction (j0) calls the break-
point routine via the trap mechanism.
•
Errors
The traps in this group are IntegerError and Overflow. Overflow represents arithmetic over-
flow, such as arithmetic results which do not fit in the result word. IntegerError represents
errors caused when data is erroneous, for example when a range checking instruction finds
that data is out of range.
•
•
System operations
This group consists of the LoadTrap, StoreTrap and IllegalOpcode traps. The IllegalOpcode
trap is signalled when an attempt is made to execute an illegal instruction. The LoadTrap
and StoreTrap traps allow a kernel to intercept attempts by a monitored process to change
or examine trap handlers or trapped process information. It enables a user program to sig-
nal to a kernel that it wishes to install a new trap handler.
Scheduler
The scheduler trap group consists of the ExternalChannel, InternalChannel, Timer,
TimeSlice, Run, Signal, ProcessInterrupt and QueueEmpty traps. The ProcessInterrupt
trap signals that the machine has performed a priority interrupt from low to high. The
QueueEmpty trap indicates that there is no further executable work to perform. The other
traps in this group indicate that the hardware scheduler wants to schedule a process on a
process queue, with the different traps enabling the different sources of this to be moni-
tored.
The scheduler traps enable a software scheduler kernel to use the hardware scheduler to
implement a multi-priority software scheduler.
Note that scheduler traps are different from other traps as they are caused by the micro-
scheduler rather than by an executing process.
Trap groups encoding is shown in Table 4.3 below. These codes are used to identify trap groups to
various instructions.
25/123
ST20-GP6
Trap group
Breakpoint
Code
0
1
2
3
CPU errors
System operations
Scheduler
Table 4.3 Trap group codes
In addition to the trap groups mentioned above, the CauseError flag in the Status register is used
to signal when a trap condition has been activated by the causeerror instruction. It can be used to
indicate when trap conditions have occurred due to the user setting them, rather than by the sys-
tem.
4.6.2 Events that can cause traps
Table 4.4 summarizes the events that can cause traps and gives the encoding of bits in the trap
Status and Enable words.
Status/Enable
codes
Trap
group
Trap cause
Comments
When a process executes the breakpoint instruction (j0) then it traps
to its trap handler.
Breakpoint
0
0
IntegerError
1
1
Integer error other than integer overflow - e.g. explicitly checked or
explicitly set error.
Integer overflowor integer division by zero.
Overflow
2
3
1
2
IllegalOpcode
Attempt to execute an illegal instruction. This is signalled when opr is
executed with an invalid operand.
When the trap descriptor is read with the ldtraph instruction or when
the trapped process status is read with the ldtrapped instruction.
LoadTrap
StoreTrap
4
5
2
2
When the trap descriptor is written with the sttraph instruction or
when the trapped process status is written with the sttrapped
instruction.
Scheduler trap from internal channel.
InternalChannel
ExternalChannel
Timer
6
3
3
3
3
3
3
3
3
7
Scheduler trap from external channel.
Scheduler trap from timer alarm.
8
Scheduler trap from timeslice.
Timeslice
9
Run
10
Scheduler trap from runp (run process) or startp (start process).
Scheduler trap from signal.
Signal
11
Start executing a process at a new priority level.
Caused by no process active at a priority level.
Signals that the causeerror instruction set the trap flag.
ProcessInterrupt
QueueEmpty
CauseError
12
13
15 (Status only)
Any,
encoded
0-3
Table 4.4 Trap causes and Status/Enable codes
26/123
ST20-GP6
4.6.3 Trap handlers
For each trap handler there is a trap handler structure and a trapped process structure. Both the
trap handler structure and the trapped process structure are in memory and can be accessed via
instructions, see section 4.6.4.
The trap handler structure specifies what should happen when a trap condition is present, see
Table 4.5.
The trapped process structure saves some of the state of the process that was running when the
trap was taken, see Table 4.6.
In addition, for each priority, there is an Enables register and a Status register. The Enables regis-
ter contains flags to enable each cause of trap. The Status register contains flags to indicate which
trap conditions have been detected. The Enables and Status register bit encodings are given in
Table 4.4.
Comments
Location
Iptr
Iptr of trap handler process.
Base + 3
Wptr
Status
Wptr of trap handler process. A null Wptr indicates that a trap handler has not been installed. Base + 2
Contains the Status register that the trap handler starts with. Base + 1
A word which encodes the trap enable and global interrupt masks, which will be ANDed with Base + 0
the existing masks to allow the trap handler to disable various events while it runs.
Enables
Table 4.5 Trap handler structure
Comments
Location
Base + 3
Base + 2
Base + 1
Base + 0
Iptr
Points to the instruction after the one that caused the trap condition.
Wptr of the process that was running when the trap was taken.
The relevant trap bit is set, see Table 4.3 for trap codes.
Interrupt enables.
Wptr
Status
Enables
Table 4.6 Trapped process structure
A trap will be taken at an interruptible point if a trap is set and the corresponding trap enable bit is
set in the Enables register. If the trap is not enabled then nothing is done with the trap condition. If
the trap is enabled then the corresponding bit is set in the Status register to indicate the trap con-
dition has occurred.
When a process takes a trap the processor saves the existing Iptr, Wptr, Status and Enables in
the trapped process structure. It then loads Iptr, Wptr and Status from the equivalent trap handler
structure and ANDs the value in Enables with the value in the structure. This allows the user to dis-
able various events while in the handler, in particular a trap handler must disable all the traps of its
trap group to avoid the possibility of a handler trapping to itself.
The trap handler then executes. The values in the trapped process structure can be examined
using the ldtrapped instruction (see section 4.6.4). When the trap handler has completed its opera-
27/123
ST20-GP6
tion it returns to the trapped process via the tret (trap return) instruction. This reloads the values
saved in the trapped process structure and clears the trap flag in Status.
Note that when a trap handler is started, Areg, Breg and Creg are not saved. The trap handler
must save the Areg, Breg, Creg registers using stl (store local).
4.6.4 Trap instructions
Trap handlers and trapped processes can be set up and examined via the ldtraph, sttraph,
ldtrapped and sttrapped instructions. Table 4.7 describes the instructions that may be used when
dealing with traps.
Instruction
ldtraph
Meaning
Use
load trap handler
store trap handler
load trapped
store trapped
trap enable
Load the trap handler from memory to the trap handler descriptor.
Store an existing trap handler descriptor to memory.
Load replacement trapped process status from memory.
Store trapped process status to memory.
Enable traps.
sttraph
ldtrapped
sttrapped
trapenb
trapdis
trap disable
trap return
Disable traps.
Used to return from a trap handler.
Program can simulate the occurrence of an error.
tret
cause error
causeerror
Table 4.7 Instructions which may be used when dealing with traps
The first four instructions transfer data to/from the trap handler structures or trapped process struc-
tures from/to an area in memory. In these instructions Areg contains the trap group code (see
Table 4.3) and Breg points to the 4 word area of memory used as the source or destination of the
transfer. In addition Creg contains the priority of the handler to be installed/examined in the case of
ldtraph or sttraph. ldtrapped and sttrapped apply only to the current priority.
If the LoadTrap trap is enabled then ldtraph and ldtrapped do not perform the transfer but set the
LoadTrap trap flag. If the StoreTrap trap is enabled then sttraph and sttrapped do not perform the
transfer but set the StoreTrap trap flag.
The trap enable masks are encoded by an array of bits (see Table 4.4) which are set to indicate
which traps are enabled. This array of bits is stored in the lower half-word of the Enables register.
There is an Enables register for each priority. Traps are enabled or disabled by loading a mask into
Areg with bits set to indicate which traps are to be affected and the priority to affect in Breg. Exe-
cuting trapenb ORs the mask supplied in Areg with the trap enables mask in the Enables register
for the priority in Breg. Executing trapdis negates the mask supplied in Areg and ANDs it with the
trap enables mask in the Enables register for the priority in Breg. Both instructions return the pre-
vious value of the trap enables mask in Areg.
28/123
ST20-GP6
4.6.5 Restrictions on trap handlers
There are various restrictions that must be placed on trap handlers to ensure that they work cor-
rectly.
1 Trap handlers must not deschedule or timeslice. Trap handlers alter the Enables masks,
therefore they must not allow other processes to executeuntil they have completed.
2 Trap handlers must have their Enable masks set to mask all traps in their trap group to
avoid the possibility of a trap handler trapping to itself.
3 Trap handlers must terminate via the tret (trap return) instruction. The only exception to this
is that a scheduler kernel may use restart to return to a previously shadowed process.
29/123
ST20-GP6
5 Interrupt controller
The ST20-GP6 supports external interrupts, enabling an on-chip subsystem or external interrupt
pin to interrupt the currently running process in order to run an interrupt handling process
The ST20-GP6 interrupt subsystem supports eight prioritized interrupts. This allows nested pre-
emptive interrupts for real-time system design. In addition, there is an interrupt level controller
(refer to Chapter 6) which multiplexes incoming interrupts onto the eight programmable interrupt
levels. This multiplexing is controllable by software. There are 6 sources of interrupts. Four of these
are internal (2 for the UARTs, 2 for the programmable IO) and two are external.
All interrupts are a higher priority than the low priority process queue. Each interrupt can be pro-
grammed to be at a lower priority or a higher priority than the high priority process queue, this is
determined by the Priority bit in the HandlerWptr0-7 registers, see Table 5.1 on page 33.
Note: Interrupts (Interrupt0-7) which are specified as higher priority must be contiguous from the
highest numbered interrupt downwards, i.e. if 4 interrupts are programmed as higher priority and 4
as lower priority the higher priority interrupts must be Interrupt7:4 and the lower priority interrupts
Interrupt3:0.
Note that interrupt handlers must not prevent the GPS DSP data traffic from being handled. During
continuous operation this has 1 ms latency and is not a problem, but during initial acquisition it has
a 32 µs rate and thus care must be taken with interrupt priorities unless used to stop GPS opera-
tion.
Interrupt 7
when Priority bit set to 0
.
.
.
Interrupt 0
when Priority bit set to 0
High priority
process
Increasing
pre-emption
Interrupt 7
when Priority bit set to 1
.
.
.
Interrupt 0
when Priority bit set to 1
Low priority
process
Figure 5.1 Interrupt priority
30/123
ST20-GP6
Interrupts on the ST20-GP6 are implemented via an on-chip interrupt controller peripheral. An
interrupt can be signalled to the controller by one of the following:
•
•
•
a signal on an external Interrupt pin
a signal from an internal peripheral or subsystem
software asserting an interrupt in the Pending register
5.1 Interrupt vector table
The interrupt controller contains a table of pointers to interrupt handlers. Each interrupt handler is
represented by its workspace pointer (Wptr). The table contains a workspace pointer for each level
of interrupt.
The Wptr gives access to the code, data and interrupt save space of the interrupt handler. The
position of the Wptr in the interrupt table implies the priority of the interrupt.
Run-time library support is provided for setting and programming the vector table.
5.2 Interrupt handlers
At any interruptible point in its execution the CPU can receive an interrupt request from the inter-
rupt controller. The CPU immediately acknowledges the request.
In response to receiving an interrupt the CPU performs a procedure call to the process in the vec-
tor table. The state of the interrupted process is stored in the workspace of the interrupt handler as
shown in Figure 5.2. Each interrupt level has its own workspace.
Before interrupt
Interrupting high priority
process
Interrupting low priority
process or CPU idle
Wptr
Wptr
Wptr
Handler Iptr
Handler Iptr
Handler Iptr
Handler Status
Handler Status
Handler Status
Creg
Breg
Areg
Iptr
Wptr
Status
Null Status
Figure 5.2 State of interrupted process
31/123
ST20-GP6
The interrupt routine is initialized with space below Wptr. The Iptr and Status word for the routine
are stored there permanently.This should be programmed before the Wptr is written into the vector
table. The behavior of the interrupt differs depending on the priority of the CPU when the interrupt
occurs.
When an interrupt occurs when the CPU was running at high priority, and the interrupt is set at a
higher priority than the high priority process queue, the CPU saves the current process state
(Areg, Breg, Creg, Wptr, Iptr and Status) into the workspace of the interrupt handler. The value
HandlerWptr, which is stored in the interrupt controller, points to the top of this workspace. The
values of Iptr and Status to be used by the interrupt handler are loaded from this workspace and
starts executing the handler. The value of Wptr is then set to the bottom of this save area.
When an interrupt occurs when the CPU was running at high priority, and the interrupt is set at a
lower priority than the high priority process queue, no action is taken and the interrupt waits in a
queue until all higher priority interrupts have been serviced (see section 5.4).
Interrupts always take priority over low priority processes. When an interrupt occurs when the CPU
was idle or running at low priority, the Status is saved. This indicates that no valid process is run-
ning (Null Status). The interrupted processes (low priority process) state is stored in shadow regis-
ters. This state can be accessed via the ldshadow (load shadow registers) and stshadow (store
shadow registers) instructions. The interrupt handler is then run at high priority.
When the interrupt routine has completed it must adjust Wptr to the value at the start of the han-
dler code and then execute the iret (interrupt return) instruction. This restores the interrupted state
from the interrupt handler structure and signals to the interrupt controller that the interrupt has
completed. The processor will then continue from where it was before being interrupted.
5.3 Interrupt latency
The interrupt latency is dependent on the data being accessed and the position of the interrupt
handler and the interrupted process. This allows systems to be designed with the best trade-off use
of fast internal memory and interrupt latency.
5.4 Preemption and interrupt priority
Each interrupt channel has an implied priority fixed by its place in the interrupt vector table. All
interrupts will cause scheduled processes of lower priority to be suspended and the interrupt han-
dler started. Once an interrupt has been sent from the controller to the CPU the controller keeps a
record of the current executing interrupt priority. This is only cleared when the interrupt handler
executes a return from interrupt (iret) instruction. Interrupts of a lower priority arriving will be
blocked by the interrupt controller until the interrupt priority has descended to such a level that the
routine will execute. An interrupt of a higher priority than the currently executing handler will be
passed to the CPU and cause the current handler to be suspended until the higher priority interrupt
is serviced.
In this way interrupts can be nested and a higher priority interrupt will always pre-empt a lower pri-
ority one. Deep nesting and placing frequent interrupts at high priority can result in a system where
low priority interrupts are never serviced or the controller and CPU time are consumed in nesting
interrupt priorities and not executing the interrupt handlers.
32/123
ST20-GP6
5.5 Restrictions on interrupt handlers
There are various restrictions that must be placed on interrupt handlers to ensure that they interact
correctly with the rest of the process model implemented in the CPU.
1 Interrupt handlers must not deschedule.
2 Interrupt handlers must not execute communication instructions. However they may com-
municate with other processes through shared variables using the semaphore signal to
synchronize.
3 Interrupt handlers must not perform 2d block move instructions.
4 Interrupt handlers must not cause program traps. However they may be trapped by a
scheduler trap.
5.6 Interrupt configuration register s
The interrupt controller is allocated a 4k block of memory in the internal peripheral address space.
Information on interrupts is stored in registers as detailed in the following section. The registers can
be examined and set by the devlw (device load word) and devsw (device store word) instructions.
Note, they can not be accessed using memory instructions.
HandlerWptr register
The HandlerWptr registers (1 per interrupt) contain a pointer to the workspace of the interrupt han-
dler. It also contains the Priority bit which determines whether the interrupt is at a higher or lower
priority than the high priority process queue.
Note, before the interrupt is enabled, by writing a 1 in the Mask register, the user (or toolset) must
ensure that there is a valid Wptr in the register.
HandlerWptr
Interrupt controller base address + #00 to #1C
Function
Read/Write
Bit
Bit field
0
Priority
Sets the priority of the interrupt. If this bit is set to 0, the interrupt is a higher priority
than the high priority process queue, if this bit is 1, the interrupt is a lower priority
than the high priority process queue.
0
1
high priority
low priority
31:2
1
HandlerWptr
Pointer to the workspace of the interrupt handler.
Reserved, write 0.
Table 5.1 HandlerWptr register format - one register per interrupt
33/123
ST20-GP6
TriggerMode register
Each interrupt channel can be programmed to trigger on rising/falling edges or high/low levels on
the external Interrupt.
TriggerMode
Interrupt controller base address + #40 to #5C
Function
Read/Write
Bit
Bit field
Trigger
2:0
Control the triggering condition of the Interrupt, as follows:
Trigger2:0 Interrupt triggers on
000
001
010
011
100
101
110
111
No trigger mode
High level - triggered while input high
Low level - triggered while input low
Rising edge - low to high transition
Falling edge - high to low transition
Any edge - triggered on rising and falling edges
No trigger mode
No trigger mode
Table 5.2 TriggerMode register format - one register per interrupt
Note, level triggering is different to edge triggering in that if the input is held at the triggering level, a
continuous stream of interrupts is generated.
Mask register
An interrupt mask register is provided in the interrupt controller to selectively enable or disable
external interrupts. This mask register also includes a global interrupt disable bit to disable all
external interrupts whateverthe state of the individual interrupt mask bits.
To complement this the interrupt controller also includes an interrupt pending register which con-
tains a pending flag for each interrupt channel. The Mask register performs a masking function on
the Pending register to give control over what is allowed to interrupt the CPU while retaining the
ability to continually monitor external interrupts.
On start-up, the Mask register is initialized to zeros, thus all interrupts are disabled, both globally
and individually. When a 1 is written to the GlobalEnable bit, the individual interrupt bits are still
disabled and must also have a 1 individually written to the InterruptEnable bit to enable the
respective interrupt.
Mask
Bit
Interrupt controller base address + #C0
Function
Interrupt7:0Enable When set to 1, interrupt is enabled. When 0, interrupt is disabled.
Read/Write
Bit field
7:0
16
GlobalEnable
When set to 1, the setting of the interrupt is determined by the specific
InterruptEnable bit. When 0, all interrupts are disabled.
15:8
Reserved, write 0.
Table 5.3 Mask register format
The Mask register is mapped onto two additional addresses so that bits can be set or cleared indi-
vidually.
34/123
ST20-GP6
Set_Mask (address ‘interrupt base address + #C4’) allows bits to be set individually. Writing a ‘1’ in
this register sets the corresponding bit in the Mask register, a ‘0’ leaves the bit unchanged.
Clear_Mask (address ‘interrupt base address + #C8’) allows bits to be cleared individually. Writing
a ‘1’ in this register resets the corresponding bit in the Mask register, a ‘0’ leaves the bit
unchanged.
Pending register
The Pending register contains a bit per interrupt with each bit controlled by the corresponding
interrupt. A read can be used to examine the state of the interrupt controller while a write can be
used to explicitly trigger an interrupt.
A bit is set when the triggering condition for an interrupt is met. All bits are independent so that sev-
eral bits can be set in the same cycle. Once a bit is set, a further triggering condition will have no
effect. The triggering condition is independent of the Mask register.
The highest priority interrupt bit is reset once the interrupt controller has made an interrupt request
to the CPU.
The interrupt controller receives external interrupt requests and makes an interrupt request to the
CPU when it has a pending interrupt request of higher priority than the currently executing interrupt
handler.
Pending
Bit
Interrupt controller base address + #80
Function
Read/Write
Bit field
7:0
PendingInt7:0
Interrupt pending bit.
Table 5.4 Bit fields in the Pending register
The Pending register is mapped onto two additional addresses so that bits can be set or cleared
individually.
Set_Pending (address ‘interrupt base address + #84’) allows bits to be set individually. Writing a
‘1’ in this register sets the corresponding bit in the Pending register, a ‘0’ leaves the bit unchanged.
Clear_Pending (address ‘interrupt base address + #88’) allows bits to be cleared individually. Writ-
ing a ‘1’ in this register resets the corresponding bit in the Pending register, a ‘0’ leaves the bit
unchanged.
Note, if the CPU wants to write or clear some bits of the Pending register, the interrupts should be
masked (by writing or clearing the Mask register) before writing or clearing the Pending register.
The interrupts can then be unmasked.
Exec register
The Exec register keeps track of the currently executing and pre-empted interrupts. A bit is set
when the CPU starts running code for that interrupt. The highest priority interrupt bit is reset once
the interrupt handler executes a return from interrupt (iret).
Exec
Bit
Interrupt controller base address + #100
Function
Read/Write
Bit field
7:0
Interrupt7:0Exec
Set to 1 when the CPU starts running code for interrupt.
Table 5.5 Bit fields in the Exec register
35/123
ST20-GP6
The Exec register is mapped onto two additional addresses so that bits can be set or cleared indi-
vidually.
Set_Exec (address ‘interrupt base address + #104’) allows bits to be set individually. Writing a ‘1’
in this register sets the corresponding bit in the Exec register, a ‘0’ leaves the bit unchanged.
Clear_Exec (address ‘interrupt base address + #108’) allows bits to be cleared individually. Writing
a ‘1’ in this register resets the corresponding bit in the Exec register, a ‘0’ leaves the bit unchanged.
36/123
ST20-GP6
6 Interrupt level controller
There are 6 interrupts (of which 2 are external) generated in the ST20-GP6 system and each of
these is assigned to one of the interrupt controller’s 8 inputs. Thus each of the interrupt controller’s
inputs responds to zero or more of the 8 system interrupts.
An interrupt handler routine is able to ascertain the source of an interrupt where two or more sys-
tem interrupts are assigned to one handler by doing a device read from the InputInterrupts regis-
ter (see Table 6.3) and examining the bits that correspond to the system interrupts assigned to that
handler.
The interrupt level controller has additional functionality to support the low power controller. The
external interrupts are monitored and a signal is generated for the low power controller which tells it
when any of them goes to a pre-determined level. This level is programmable for each external
interrupt, and in addition each interrupt can be selectively masked.
6.1 Interrupt assignments
The interrupts from the peripherals on the ST20-GP6 are assigned as follows:
Interrupt Peripheral
Signals ORed together to generate interrupt signal
Compare function
0
PIO A
1
PIO B
Compare function
2
ASC0
ASC0TxBufEmpty, ASC0TxEmpty, ASC0RxBufFull, ASC0ErrorInterrupt
ASC1TxBufEmpty, ASC1TxEmpty, ASC1RxBufFull, ASC1ErrorInterrupt
UNUSED
3
ASC1
15:4
16
17
UNUSED
Interrupt0 pin
Interrupt1 pin
Table 6.1 Interrupt assignments
These interrupts are inputs to the interrupt level controller. This allows these interrupts to be
assigned to any of eight interrupt priority levels and for multiple interrupts to share a priority level.
6.2 Interrupt level controller registers
The interrupt level controller is programmable via configuration registers. These registers can be
examined and set by the devlw (device load word) and devsw (device store word) instructions.
IntPriority registers
The priority assigned to each of the input interrupts is programmablevia the IntPriority registers.
The interrupt level controller asserts interrupt output N when one or more of the input interrupts
with programmed priority equal to N are high. It is level sensitive and re-timed at the input, thus
incurring one cycle of latency.
37/123
ST20-GP6
IntPriority
Interrupt level controller base address + #00 to #1C
Function
Read/Write
Bit
Bit field
IntPriority
2:0
Determines the priority of each interrupt input.
IntPriority2:0
Asserts output interrupt
000
001
010
011
100
101
110
111
0 (lowest priority)
1
2
3
4
5
6
7 (highest priority)
Table 6.2 IntPriority register format - 1 register per interrupt
InputInterrupts register
The InputInterrupts register is a read only register. It contains a vector which shows all of the input
interrupts, so bit 0 of the read data corresponds to InterruptIn0, bit 1 corresponds to InterruptIn1.
Inputinterrupts
Interrupt level controller base address + #48
Function
Read only
Bit
Bit field
1:0
InterruptIn-0
Input interrupt levels.
Table 6.3 InputInterrupts register format
Low power controller support registers
The interrupt level controller has 2 additional registers to support the low power controller (see
Chapter 11 on page 66). The external interrupts can be used to provide a wake-up from power-
down mode.
The IntLPEnable register can be programmed for each interrupt to cause the interrupt to wake-up
the ST20-GP6 from power-down mode. The wake-up occurs when the interrupt goes either high or
low, depending on the setting of the respective bit in the IntActiveHigh register.
IntLPEnable
The IntLPEnable register can be set to enable a wake-up from power-down mode when the inter-
rupt occurs.
38/123
ST20-GP6
IntLPEnable
Interrupt level controller base address + #50
Function
Read/Write
Bit
Bit field
0
Int0LPEnable
Enable external Interrupt0 for low power controller.
0
1
Interrupt0 masked from the low power controller
Interrupt0 enabled to cause a wake-up from power down mode
1
Int1LPEnable
Enable external Interrupt1 for low power controller.
0
1
Interrupt1 masked from the low power controller
Interrupt1 enabled to cause a wake-up from power down mode
Table 6.4 IntLPEnable register format
IntActiveHigh
The setting of the IntActiveHigh register determines whether the wake-up occurs when the inter-
rupt goes high or low, assuming the interrupt has been enabled to cause a wake-up in the IntL-
PEnable register.
IntActiveHigh
Interrupt level controller base address + #4C
Function
Read/Write
Bit
Bit field
0
Int0ActiveHigh
Interrupt0 set to be active high or low
0
1
Interrupt0 goes low the ST20-GP6 wakes up from power down mode.
Interrupt0 goes high the ST20-GP6 wakes up from power down mode.
1
Int1ActiveHigh
Interrupt1 set to be active high or low
0
1
Interrupt1 goes low the ST20-GP6 wakes up from power down mode.
Interrupt1 goes high the ST20-GP6 wakes up from power down mode.
Table 6.5 IntActiveHigh register format
39/123
ST20-GP6
7 Instruction set
This chapter provides information on the ST20-C2 instruction set. It contains tables listing all the
instructions, and where applicable provides details of the number of processor cycles taken by an
instruction.
The instruction set has been designed for simple and efficient compilation of high-level languages.
All instructions have the same format, designed to give a compact representation of the operations
occurring most frequently in programs.
Each instruction consists of a single byte divided into two 4-bit parts. The four most significant bits
(MSB) of the byte are a function code and the four least significant bits (LSB) are a data value, as
shown in Figure 7.1.
Function
Data
7
4 3
0
Figure 7.1 Instruction format
For further information on the instruction set refer to the ST20C2/C4 Instruction Set Manual (docu-
ment number 72-TRN-273).
7.1 Instruction cycles
Timing information is available for some instructions. However, it should be noted that many
instructions have ranges of timings which are data dependent.
Where included, timing information is based on the number of clock cycles assuming any memory
accesses are to 2 cycle internal memory and no other subsystem is using memory. Actual time will
be dependent on the speed of external memory and memory bus availability.
Note that the actual time can be increased by:
1 the instruction requiring a value on the register stack from the final memory read in the pre-
vious instruction – the current instruction will stall until the value becomes available.
2 the first memory operation in the current instruction can be delayed while a preceding
memory operation completes - any two memory operations can be in progress at any time,
any further operation will stall until the first completes.
3 memory operations in current instructions can be delayed by access by instruction fetch or
subsystems to the memory interface.
4 there can be a delay between instructions while the instruction fetch unit fetches and par-
tially decodes the next instruction – this will be the case wheneveran instruction causes the
instruction flow to jump.
Note that the instruction timings given refer to ‘standard’ behavior and may be different if, for exam-
ple, traps are set by the instruction.
40/123
ST20-GP6
7.2 Instruction characteristics
Table 7.3 gives the basic function code of each of the primary instructions. Where the operand is
less than 16, a single byte encodes the complete instruction. If the operand is greater than 15, one
prefix instruction (pfix) is required for each additional four bits of the operand. If the operand is neg-
ative the first prefix instruction will be nfix. Examples of pfix and nfix coding are given in Table 7.1.
Mnemonic
Function code
Memory code
ldc
#3
#4
#43
ldc
is coded as
pfix
#35
#3
#2
#4
#23
#45
ldc
#5
ldc
#987
is coded as
pfix
#9
#8
#7
#2
#2
#4
#29
#28
#47
pfix
ldc
ldc
-31 (ldc #FFFFFFE1)
is coded as
nfix
#1
#1
#6
#4
#61
#41
ldc
Table 7.1 Prefix coding
Any instruction which is not in the instruction set tables is an invalid instruction and is flagged ille-
gal, returning an error code to the trap handler, if loaded and enabled.
The Notes column of the tables indicates the features of an instruction as described in Table 7.2.
Ident Feature
E
L
Instruction can set an IntegerError trap
Instruction can cause a LoadTrap trap
Instruction can cause a StoreTrap trap
Instruction can cause an Overflow trap
Interruptible instruction
S
O
I
A
D
T
Instruction can be aborted and later restarted.
Instruction can deschedule
Instruction can timeslice
Table 7.2 Instruction features
41/123
ST20-GP6
7.3 Instruction set tables
Function Memory Mnemonic
code
Processor Name
cycles
Notes
code
0X
1X
2X
3X
4X
5X
6X
7X
8X
9X
AX
BX
CX
DX
EX
FX
0
j
5
jump
D, T
1
ldlp
pfix
ldnl
ldc
ldnlp
nfix
ldl
1
load local pointer
prefix
2
0 to 1
3
2
load non-local
load constant
load non-local pointer
negative prefix
load local
4
1
5
1
6
0 to 1
7
1
8
adc
call
cj
1
add constant
call
O
9
8
A
B
C
D
E
F
1 or 5
conditional jump
adjust workspace
equals constant
store local
ajw
eqc
stl
2
1
1
2
0
stnl
opr
store non-local
operate
Table 7.3 Primary functions
Memory
code
Mnemonic
Processor Name
cycles
Notes
22FA
23FE
23FD
21F8
testpranal
saveh
savel
sthf
2
3
3
1
1
1
1
2
1
1
test processor analyzing
save high priority queue registers
save low priority queue registers
store high priority front pointer
store high priority back pointer
store low priority front pointer
store low priority back pointer
store timer
25F0
sthb
21FC
21F7
stlf
stlb
25F4
sttimer
lddevid
2127FC
27FE
load device identity
ldmemstartval
load value of MemStart address
Table 7.4 Processor initialization operation codes
42/123
ST20-GP6
Memory Mnemonic
code
Processor
cycles
Name
Notes
24F6
24FB
23F3
23F2
24F1
24F0
and
or
1
1
1
1
1
1
and
or
xor
not
shl
shr
exclusive or
bitwise not
shift left
shift right
F5
FC
add
1
add
A, O
A, O
A, O
A, O
A, O
A, O
A
sub
1
subtract
25F3
27F2
22FC
21FF
F9
mul
4
multiply
fmul
div
6
fractional multiply
divide
5 to 37
rem
gt
5 to 40
remainder
1
1
1
1
4
2
2
5
greater than
greater than unsigned
difference
25FF
F4
gtu
A
diff
25F2
F8
sum
prod
satadd
satsub
satmul
sum
product
A
A
A
A
26F8
26F9
26FA
saturating add
saturating subtract
saturating multiply
Table 7.5 Arithmetic/logical operation codes
43/123
ST20-GP6
Memory Mnemonic
Processor
cycles
Name
Notes
code
21F6
23F8
23F7
24FF
23F1
21FA
23F6
23F5
21F9
26F4
26F5
ladd
lsub
lsum
ldiff
2
long add
A, O
A, O
2
long subtract
long sum
2
2
long diff
lmul
ldiv
5 to 6
long multiply
A
A, O
A
5 to 39
long divide
lshl
2
long shift left
lshr
2
2 to 5
5
long shift right
normalize
A
norm
slmul
sulmul
A
signed long multiply
signed times unsigned long multiply
A, O
A, O
5
Table 7.6 Long arithmetic operation codes
Memory Mnemonic
code
Processor
cycles
Name
Notes
F0
rev
1
reverse
23FA
25F6
21FD
24FC
24F2
25FA
27F9
68FD
xword
cword
xdble
csngl
mint
4
3
2
3
1
1
1
1
extend to word
check word
A
A, E
extend to double
check single
A, E
minimum integer
duplicate top of stack
pop processor stack
reboot
dup
pop
reboot
Table 7.7 General operation codes
44/123
ST20-GP6
Memory Mnemonic
code
Processor
cycles
Name
Notes
F2
FA
bsub
wsub
wsubdb
bcnt
wcnt
lb
1
1
1
1
1
1
2
byte subscript
word subscript
form double word subscript
byte count
28F1
23F4
23FF
F1
word count
load byte
23FB
sb
store byte
24FA
move
move message
I
Table 7.8 Indexing/arrayoperation codes
Memory Mnemonic
code
Processor
cycles
Name
Notes
22F2
22FB
24FE
25F1
24F7
22FE
ldtimer
tin
1
load timer
timer input
I
D, I
I
talt
3
timer alt start
timer alt wait
enable timer
disable timer
taltwt
enbt
dist
2 to 8
Table 7.9 Timer handling operation codes
45/123
ST20-GP6
Memory Mnemonic
code
Processor
cycles
Name
Notes
F7
in
input message
output message
output word
D
D
D
D
FB
out
FF
outword
outbyte
FE
output byte
24F3
24F4
24F5
alt
2
4 to 7
9
alt start
alt wait
alt end
altwt
altend
D
24F9
23F0
enbs
diss
1 to 2
1
enable skip
disable skip
21F2
24F8
22FF
resetch
enbc
3
reset channel
enable channel
disable channel
2 to 5
2 to 7
disc
Table 7.10 Input and output operation codes
Memory Mnemonic
code
Processor
cycles
Name
Notes
22F0
21FB
23FC
F6
ret
3
return
ldpi
1
3
load pointer to instruction
general adjust workspace
general call
gajw
gcall
lend
6
22F1
5 to 8
loop end
T
Table 7.11 Control operation codes
Memory Mnemonic
code
Processor
cycles
Name
Notes
FD
F3
startp
endp
runp
stopp
ldpri
5
start process
end process
4 to 6
D
23F9
21F5
21FE
3
2
1
run process
stop process
load current priority
Table 7.12 Scheduling operation codes
46/123
ST20-GP6
Memory Mnemonic
code
Processor
cycles
Name
Notes
21F3
24FD
22F9
21F0
25F5
25F7
25F8
25F9
csub0
2
check subscript from 0
check count from 1
test error false and clear
set error
A, E
A, E
ccnt1
3
testerr
2
seterr
2
stoperr
clrhalterr
sethalterr
testhalterr
2 to 3
stop on error (no error)
clear halt-on-error
set halt-on-error
D
1
1
2
test halt-on-error
Table 7.13 Error handling operation codes
Memory Mnemonic
code
Processor
cycles
Name
Notes
25FB
25FC
25FD
25FE
move2dinit
3
initialize data for 2D block move
2D blockcopy
move2dall
I
I
I
move2dnonzero
move2dzero
2D blockcopy non-zero bytes
2D blockcopy zero bytes
Table 7.14 2D block move operation codes
Memory Mnemonic
code
Processor
cycles
Name
Notes
27F4
27F5
crcword
crcbyte
36
12
calculate crc on word
calculate crc on byte
A
A
27F6
27F7
27F8
bitcnt
3
2
2
count bits set in word
reverse bits in word
A
A
bitrevword
bitrevnbits
reverse bottom n bits in word
Table 7.15 CRC and bit operation codes
47/123
ST20-GP6
Memory Mnemonic
Processor
cycles
Name
Notes
code
27F3
29FC
26F3
26FD
26FC
cflerr
3
1
check floating point error
E
fptesterr
unpacksn
roundsn
postnormsn
load value true (FPU not present)
unpack single length floatingpoint number
round single length floating point number
10
7
A
A
A
9
post-normalize correction ofsingle length float-
ing point number
27F1
ldinf
1
load single length infinity
Table 7.16 Floating point support operation codes
Memory Mnemonic
code
Processor Name
cycles
Notes
2CF7
2CFC
2BFA
2BFB
2FFA
2FFB
2FF8
2BF8
cir
3
3
3
2
3
2
3
3
check in range
A, E
A, E
A, E
A, E
A, E
A, E
A
ciru
check in range unsigned
check byte
cb
cbu
check byte unsigned
check sixteen
cs
csu
check sixteen unsigned
sign extend sixteen to word
sign extend byte to word
xsword
xbword
A
Table 7.17 Range checking and conversion instructions
Memory Mnemonic
code
Processor Name
cycles
Notes
2CF1
2CFA
2CF8
2BF9
2FF9
ssub
ls
1
1
2
1
1
sixteen subscript
load sixteen
ss
store sixteen
lbx
lsx
load byte and sign extend
load sixteen and sign extend
Table 7.18 Indexing/arrayinstructions
48/123
ST20-GP6
Memory Mnemonic
code
Processor Name
cycles
Notes
2FF0
2FF2
2FF4
62F4
2FF1
2FF3
2FF5
devlb
3
3
3
device load byte
A
A
A
I
devls
device load sixteen
device load word
device move
devlw
devmove
devsb
devss
devsw
3
3
3
device store byte
device store sixteen
device store word
A
A
A
Table 7.19 Device access instructions
Memory
code
Mnemonic
Processor Name
cycles
Notes
60F5
60F4
wait
5 to 11
7 to 12
wait
D
signal
signal
Table 7.20 Semaphore instructions
Memory Mnemonic
code
Processor Name
cycles
Notes
60F0
60F1
60F2
60F3
60FC
60FD
62FE
62FF
61FF
2BF0
2CF4
2CF5
2CFD
2CFE
swapqueue
swaptimer
insertqueue
timeslice
ldshadow
stshadow
restart
4
5
swap scheduler queue
swap timer queue
insert at front of scheduler queue
timeslice
3 to 4
3 to 4
6 to 31
6 to 17
20
load shadow registers
store shadow registers
restart
A
A
causeerror
iret
7 to 8
3 to 11
2
cause error
interrupt return
settimeslice
intdis
set timeslicing status
interrupt disable
2
intenb
2
interrupt enable
gintdis
5
global interrupt disable
global interrupt enable
gintenb
5
Table 7.21 Scheduling support instructions
49/123
ST20-GP6
Memory Mnemonic
Processor Name
cycles
Notes
code
26FE
2CF6
2CFB
26FF
60F7
60F6
60FB
ldtraph
ldtrapped
sttrapped
sttraph
trapenb
trapdis
tret
12
12
load trap handler
L
L
load trapped process status
store trapped process status
store trap handler
trap enable
12
S
S
12
4
4
trap disable
8 to 10
trap return
Table 7.22 Trap handler instructions
Memory Mnemonic
code
Processor Name
cycles
Notes
68FC
63F0
ldprodid
nop
1
1
load product identity
no operation
Table 7.23 Processor initialization and no operation instructions
Memory Mnemonic
code
Processor Name
cycles
Notes
64FF
64FE
64FD
64FC
clockenb
clockdis
ldclock
2
2
2
2
clock enable
clock disable
load clock
stclock
store clock
Table 7.24 Clock instructions
50/123
ST20-GP6
8 Memory map
The ST20-GP6 processor memory has a 32-bit signed address range. Words are addressed by
30-bit word addresses and a 2-bit byte-selector identifies the bytes in the word. Memory is divided
into 4 banks which can each have different memory characteristics and can be used for different
purposes. In addition, on-chip peripherals can be accessed via the device access instructions (see
Table 7.19). The bottom 16 Kbytes of the internal SRAM are powered from the battery backup
supply.
Various memory locations at the bottom and top of memory are reserved for special system
purposes. There is also a default allocation of memory banks to different uses.
Note that the ST20-GP6 uses 30 bits of addressing internally, but addresses A20-A29 are not
brought out to external pins. Address bits A30 and A31 are decoded internally for use as bank
selects.
8.1 System memory use
The ST20-GP6 has a signed address space where the address ranges from MinInt (#80000000)
at the bottom to MaxInt (#7FFFFFFF) at the top. The ST20-GP6 has an area of 64 Kbytes of
SRAM at the bottom of the address space provided by on chip memory. The bottom of this area is
used to store various items of system state. These addresses should not be accessed directly but
via the appropriate instructions.
Near the bottom of the address space there is a special address MemStart. Memory above this
address is for use by user programs while addresses below it are for private use by the processor
and used for subsystem channels and trap handlers. The address of MemStart can be obtained
via the ldmemstartval instruction.
8.1.1 Subsystem channels memory
Each DMA channel between the processor and a subsystem is allocated a word of storage below
MemStart. This is used by the processor to store information about the state of the channel. This
information should not normally be examined directly, although debugging kernels may need to do
so.
8.1.2 Trap handlers memory
The area of memory reserved for trap handlers is broken down hierarchically. Full details on trap
handlers is given in see Section 4.6 on page 23.
•
•
Each high/low process priority has a set of trap handlers.
Each set of trap handlers has a handler for each of the four trap groups (refer to Section
4.6.1).
•
•
Each trap group handler has a trap handler structure and a trapped process structure.
Each of the structures contains four words, as detailed in Section 4.6.3.
51/123
ST20-GP6
The contents of these addresses can be accessed via ldtraph, sttraph, ldtrapped and sttrapped
instructions.
8.2 Boot ROM
There is 128K bytes of mask ROM on-chip. This is mapped to the upper 128K of bank 3
(addresses #7FFE0000 to #7FFFFFFF).
If mask ROM is not programmed, internal ROM is disabled and external ROM is used.
When the processor boots from ROM, it jumps to a boot program held in ROM with an entry point 2
bytes from the top of memory at #7FFFFFFE. These 2 bytes are used to encode a negative jump
of up to 256 bytes down in the ROM program. For large ROM programs it may then be necessary
to encode a longer negativejump to reach the start of the routine.
8.3 Internal peripheral space
On-chip peripherals are mapped to addresses in the address range #00000000 to #3FFFFFFF).
They can only be accessed by the device access instructions (see Table 7.19). When used with
addresses in this range, the device instructions access the on-chip peripherals rather than external
memory. For all other addresses the device instructions access memory. Standard load/store
instructions to these addresses will access external memory.
Each on-chip peripheral occupies a 4K block, see the following memory map.
52/123
ST20-GP6
MEMORY
BANK
ADDRESS
USE
MaxInt #7FFFFFFF
BootEntry #7FFFFFFE
Bank 3
↑
User code and boot ROM
RESERVED
#40000000
↑
#2000E000
↑
DSP controller peripheral
(registers accessed via CPU device accesses)
#2000C000
↑
PIO B controller peripheral
(registers accessed via CPU device accesses)
#2000A000
↑
PIO A controller peripheral
(registers accessed via CPU device accesses)
ASC1 controller peripheral
#20008000
↑
(registers accessed via CPU device accesses)
#20006000
↑
ASC0 controller peripheral
(registers accessed via CPU device accesses)
#20004000
↑
Real-time clock/watchdog timer peripheral
(registers accessed via CPU device accesses)
Bank 2
#20002000
↑
Interrupt level controller peripheral
(registers accessed via CPU device accesses)
#20001000
↑
Interrupt and low power controller peripheral
(registers accessed via CPU device accesses)
#20000000
↑
RESERVED
#00004000
↑
Diagnostic controller(registers accessed via CPU
device accesses)
#00003000
↑
External memory interface(registers accessed via
CPU device accesses)
#00002000
↑
RESERVED
#00000000
↑
Bank 1
#C0000000
↑
Start of external memory #81000000
↑
User code/Data/Stack
MemStart #80000140
#80000130 Low priority Scheduler trapped process
#80000120 Low priority Scheduler trap handler
#80000110 Low priority SystemOperations trapped process
#80000100 Low priority SystemOperations trap handler
#800000F0 Low priority Error trapped process
#800000E0 Low priority Error trap handler
Bank 0
#800000D0 Low priority Breakpoint trapped process
#800000C0 Low priority Breakpoint trap handler
#800000B0 High priority Scheduler trapped process
#800000A0 High priority Scheduler trap handler
Figure 8.1 ST20-GP6 internal peripheral map
53/123
ST20-GP6
MEMORY
BANK
ADDRESS
USE
#80000090 High priority SystemOperations trapped process
#80000080 High priority SystemOperations trap handler
#80000070 High priority Error trapped process
#80000060 High priority Error trap handler
#80000050 High priority Breakpoint trapped process
TrapBase #80000040 High priority Breakpoint trap handler
#8000003C
↑
RESERVED
#8000001C
Bank 0
#80000018
#80000014 DSP module DMA channel
#80000010
#8000000C
#80000008 RESERVED
#80000004
MinInt #80000000
Figure 8.1 ST20-GP6 internal peripheral map
54/123
ST20-GP6
9 Memory subsystem
The memory system consists of SRAM and a programmablememory interface. The specific details
on the operation of the memory interface are described separately in Chapter 10.
9.1 SRAM
There is an internal memory module of 64 Kbytes of SRAM. The internal SRAM is mapped into the
base of the memory space from MinInt (#80000000) extending upwards.
This memory can be used to store on-chip data, stackor code for time critical routines.
Optional external RAM, if fitted, is addressed from #81000000.
9.2 ROM
There is 128 Kbytes of on-chip ROM for application code.
55/123
ST20-GP6
10 Programmable memory interface
The ST20-GP6 programmable memory interface has a 16 bit data bus and provides glueless
support for up to four banks of SRAM memory. Sufficient configuration options are provided to
enable the interface to be used with a wide variety of SRAM speeds, permitting systems to be built
with optimum price/performance trade-offs.
The programmable memory interface is also referred to as the external memory interface (EMI).
The EMI provides configuration information for four independent banks of external memory
devices. The addresses of these bank boundaries are hard wired to give each bank one quarter of
the address space of the machine. Bank 0 occupies the lowest quarter of the [signed] address
space, bank 3 is the highest, see Figure 10.1.
The configuration is held in memory mapped registers within the EMI. Each bank has 64 bits to
hold configuration data. This data is accessed as four 16-bit accesses.
The EMI configuration software ensures that the configuration of a bank is consistent and works
with all devices in the bank before any access to that bank.
Default configurations on start-up (see “Default configuration” on page 65) allow the slowest
memory to be accessed.
Four configuration control registers (one for each bank) are provided which allow the configuration
data registers to be locked. This prevents an accidental overwrite from destroying the emi
configuration. A configuration status register is also provided to show which banks have been
locked and which banks have been configured.
The memory map for the configuration registers within the EMI contains 16 x 16-bit data registers
each located at word boundary, plus four lock control registers and a global register for status
information.
56/123
ST20-GP6
7FFFFFFF
128k internal ROM
RESERVED
7FFE0000
7F000000
40000000
On-chip peripherals
20000000
00010000
00003000
On-chip peripheral registers are mapped
into this bank.
RESERVED
Diagnostic controller
00003FFF
EMI configuration
00002000
00000000
8000FFFF
C0000000
Internal
SRAM
81000000
80000000
RESERVED
80003FFF
MemStart
64k internal SRAM
Traps/
exceptions
Battery
backed
RAM
Subsystem
channels
80000000
Addresses shown are physical addresses.
Figure 10.1 Memory allocation
57/123
ST20-GP6
10.1 EMI signal descriptions
The following section describes the functions of the EMI pins. Note that a signal name prefixed by
not indicates active low.
MemAddr1-19
External address bus. The ST20-GP6 uses 30 bits of addressing internally but only the bottom 18
bits are brought out to external pins (MemAddr2-19); MemAddr1 is generated by the EMI.
MemAddr1-19 is valid and constant for the whole duration of an external access. The memory
locations in each bank can be accessed at multiple addresses, as bits 20-29 are ignored when
making external accesses.
MemData0-15
External data bus. The data bus may be configured to be either 8 or 16 bits wide on a per bank
basis. MemData0 is always the least significant bit. MemData7 is the most significant bit in 8-bit
mode and MemData15 is the most significant bit in 16-bit mode. When performing a write access
to a bank configured to be 8-bits wide, MemData8-15 are held in a high-impedance state for the
duration of the access; MemData0-7 behave according to the configuration parameters as
specified in Section 10.4. When making a write to a bank configured to be 16-bits wide,
MemData0-15 behave according to the configuration parameters.
notMemCE0-3
Chip enable strobes, one per bank. The notMemCE0-3 strobe corresponding to the bank being
accessed will be active on both reads and writes to that bank.
notMemOE0
Output enable strobe. This strobe is shared between all four banks. The notMemOE0 strobe will
be active only on reads to the bank.
notMemBE0-1
Byte enable strobes to select bytes within a 16-bit half-word. These strobes are shared between all
four banks. notMemBE0 always corresponds to data on MemData0-7 whether the bus is currently
8 or 16 bits wide. When the EMI is accessing a bank configured to be 16 bits wide, notMemBE1
corresponds to MemData8-15. When the EMI is accessing a bank configured to be 8 bits wide,
notMemBE1 becomes address bit 0 and follows the timing of MemAddr1-19 for that bank.
MemWait
Halt external access. The EMI samples MemWait at or just after the midpoint of an access. If
MemWait is sampled high, the access is stalled. MemWait will then continue to be sampled and
the access proceeds when MemWait is sampled low. The action of MemWait may be disabled by
software, see Section 10.3. No mechanism is provided to abort an access; if MemWait is held high
too long the EMI will become a contentious resource and may stall the ST20-GP6.
MemReadnotWrite
The MemReadnotWrite pin indicates if the current access is a read or a write.
BusWidth
This signal is sampled immediately after reset and determines the initial bus width of all banks after
reset.
58/123
ST20-GP6
BusWidth
Meaning
0
1
16-bit external bus on reset.
8-bit external bus on reset.
Table 10.1 BusWidth encoding
10.2 External accesses
Figure 10.2 shows the generic EMI activity during an access and the configurable parameters are
given in Table 10.2.
AccessCycleTime
MemAddress
CEe1 time
CEe2 time
notMemCE
notMemOE
notMemBE
OEe1 time
OEe2Time
BEe1 time
BE e2 time
Data drive delay
MemData
(write)
BusRelease
time
MemData
(read)
Read data
latch point
constant high for reads
write
MemReadnotWrite
Figure 10.2 Generic access
59/123
ST20-GP6
Name
Programmable value
16.368 MHz
32.736 MHz
AccessTime
2 cycles + 0 to 15 cycles
0 to 3 cycles
122 to 1039 ns
0 to 183 ns
61 to 519 ns
0 to 92 ns
BusRelease-
Time
DataDriveDelay 0 to 7 phases after start of access cycle
0 to 214 ns
0 to 92 ns
0 to 107 ns
0 to 46 ns
CEe1Time
CEe2Time
OEe1Time
OEe2Time
BEe1Time
BEe2Time
LatchPoint
Falling edge of CE: 0 to 3 phases after start of access
cycle
Rising edge of CE: 0 to 3 phases before end of access 0 to 92 ns
cycle
0 to 46 ns
0 to 46 ns
0 to 46 ns
0 to 46 ns
0 to 46 ns
0 to 30 ns
Falling edge of OE: 0 to 3 phases after start of access
cycle
0 to 92 ns
Rising edge of OE: 0 to 3 phases before end of access 0 to 92 ns
cycle.
Falling edge of BE: 0 to 3 phases after start of access
cycle
0 to 92 ns
Rising edge of BE: 0 to 3 phases before end of access 0 to 92 ns
cycle
0 = 1 cycle before end of access cycle.
1 = end of access cycle.
0 to 61 ns
Table 10.2 Parameters for generic access
10.3 MemWait
The MemWait pin is sampled on each processor clock cycle during accesses to banks. In cycles
when it is sampled high, the external access is halted and the strobe state does not change.
MemWait suspends the state of the EMI in the cycle after it is sampled high. The state remains
suspended until MemWait is sampled low. Any strobe edges scheduled to occur in the cycle after
MemWait is sampled will not occur. Strobe edges scheduled to occur on the same edge as
MemWait is sampled are not affected. Figure 10.3 and Figure 10.4 show the extension of the
external memory cycle and the delaying of strobe transitions. Note, the clock shown in the figures
is the internal on-chip clock and is provided as a guide to show the minimum setup time of
MemWait relative to the strobes.
Note that MemWait is ignored if it is sampled high on the last cycle of the access.
60/123
ST20-GP6
clock
MemWait
Strobe1
Strobe2
Strobe3
Figure 10.3 Strobe activity without MemWait
MemWait
asserted
wait
cycle
clock
MemWait
Strobe1
Strobe2
Strobe3
Figure 10.4 Strobe activity with MemWait
Note, Strobe refers to the EMI strobe signals notMemOE, notMemCE and notMemBE.
61/123
ST20-GP6
10.4 EMI configuration register s
The following is a summary of the configuration registers format. Times are programmed in cycles
or phases: a cycle is one clock cycle, a phase is half a clock cycle.
There are 4 data configurationregisters foreach of the EMI banks. The base addresses for the EMI
registers is #00002000.
EMIConfigData0Bank0-3
The EMIConfigData0Bank0-3 registers contain configuration data for each of the EMI banks. The
format of each of the EMIConfigData0 registers is shown in Table 10.3.
EMIConfigData0Bank0-3
EMI base address + #00, #10, #20, #30
Function
Read/Write
Bit
Bit field
Units
2:0
DeviceType
Device type. Sets the format of the configuration register. This must
be set to 001 on the ST20-GP6.
-
001 = SRAM/peripheral
4:3
Portsize
Port size
-
00 = reserved
01 = reserved
10 = 16 bit
11 = 8 bit
6:5
BEactive
notMemBE active, see Table 10.4 below.
notMemOE active, see Table10.4 below.
notMemCE active, see Table 10.4 below.
Duration bus release time. 0 to 3 cycles
Drive delay of data bus for writes. 0 to 7 phases
-
8:7
OEactive
-
10:9
12:11
15:13
CEactive
-
BusReleaseTime
DataDriveDelay
Cycles
Phases
Table 10.3 EMIConfigData0 register format - 1 per bank
CE/OE/BE
Strobe activity
ActiveCode
00
01
10
11
Inactive
Active during read only
Active during write only
Active during read and write
Table 10.4 Strobe configuration
62/123
ST20-GP6
EMIConfigData1Bank0-3
The EMIConfigData1Bank0-3 registers contain configuration data for each of the EMI banks. The
format of each of the EMIConfigData1 registers is shown in Table 10.5.
EMIConfigData1Bank0-3
EMI base address + #04, #14, #24, #34
Function
Read/Write
Bit
Bit field
Units
1:0
BEe2TimeRead
Rising edge of notMemBE. 0 to 3 phases before end of access
Phases
cycle
3:2
5:4
BEe1TimeRead
OEe2TimeRead
Falling edge of notMemBE. 0 to 3 phases after start of access cycle Phases
Rising edge of notMemOE. 0 to 3 phases before end of access
Phases
cycle
7:6
9:8
OEe1TimeRead
CEe2TimeRead
Falling edge of notMemOE. 0 to 3 phases after start of access cycle Phases
Rising edge of notMemCE. 0 to 3 phases before end of access
Phases
cycle
11:10
15:12
CEe1TimeRead
Falling edge of notMemCE. 0 to 3 phases after start of access cycle Phases
2 cycles + 0 to 15 cycles Cycles
AccessTimeRead
Table 10.5 EMIConfigData1 register format - 1 per bank
EMIConfigData2Bank0-3
The EMIConfigData2Bank0-3 registers contain configuration data for each of the EMI banks. The
format of each of the EMIConfigData2 registers is shown in Table 10.6.
EMIConfigData2Bank0-3
EMI base address + #08, #18, #28, #38
Function
Read/Write
Bit
Bit field
Units
1:0
BEe2TimeWrite
Rising edge of notMemBE. 0 to 3 phases before end of access
Phases
cycle
3:2
5:4
BEe1TimeWrite
OEe2TimeWrite
Falling edge of notMemBE. 0 to 3 phases after start of access cycle Phases
Rising edge of notMemOE. 0 to 3 phases before end of access
Phases
cycle
7:6
9:8
OEe1TimeWrite
CEe2TimeWrite
Falling edge of notMemOE. 0 to 3 phases after start of access cycle Phases
Rising edge of notMemCE. 0 to 3 phases before end of access
Phases
cycle
11:10
15:12
CEe1TimeWrite
Falling edge of notMemCE. 0 to 3 phases after start of access cycle Phases
2 cycles + 0 to 15 cycles Cycles
AccessTimeWrite
Table 10.6 EMIConfigData2 register format - 1 per bank
63/123
ST20-GP6
EMIConfigData3Bank0-3
The EMIConfigData2Bank0-3 registers contain configuration data for each of the EMI banks. The
format of each of the EMIConfigData3 registers is shown in Table 10.7.
EMIConfigData3Bank0-3
EMI base address + #0C, #1C, #2C, #3C
Function
Read/Write
Bit
Bit field
0
LatchPoint
Position of latch point in cycle.
0 = 1 cycle before end of access cycle
1 = end of access cycle
15:1
Reserved, write 0.
Table 10.7 EMIConfigData3 register format - 1 per bank
EMIConfigLockBank0-3 registers
The EMIConfigLockBank0-3 registers (one for each bank) allow the configuration data registers
to be locked. This preventsan accidental overwrite from destroying the emi configuration.
A system reset clears these registers.
EMIConfigLockBank0-3
Bit Bit field
EMI base address + #40, #44, #48, #4C
Function
Write only
0
ConfigLock
Write protection bit. When set, EMIConfigData0-3 for the bank is read only.
Table 10.8 EMIConfigLock register format - 1 per bank
EMIConfigStatus register
The EMIConfigStatus register is provided to indicate which registers have been written to and the
status of the lock bits. Table 10.9 shows the format of the EMIConfigStatus register.
EMIConfigStatus
Bit Bit field
EMI base address + #50
Function
Read only
0
1
2
3
4
5
6
7
WrittenBank0
Bank 0 configuration data registers have been written to.
Bank 1configuration data registers have been written to.
Bank 2 configuration data registers have been written to.
Bank 3 configuration data registers have been written to.
WrittenBank1
WrittenBank2
WrittenBank3
WriteLockBank0 EMIConfigData0-3Bank0 registers are write protected.
WriteLockBank1 EMIConfigData0-3Bank1 registers are write protected.
WriteLockBank2 EMIConfigData0-3Bank2 registers are write protected.
WriteLockBank3 EMIConfigData0-3Bank3 registers are write protected.
Table 10.9 EMIConfigStatus register format
64/123
ST20-GP6
10.5 Boot source
The CPU boots from ROM, unless the diagnostic control unit (DCU) is configured (via the TAP) to
start in diagnostic mode: in which case code is loaded, and the CPU booted, via the DCU.
10.6 Default configuration
The default configuration is loaded into all four banks on reset. It allows the EMI to read data from a
slow ROM memory. The default parameters are given in Table 10.10.
.
Parameter
Default value
DataDriveDelay
BusReleaseTime
CEactive
101 (5 phases)
10 (2 cycles)
01 (active during read only)
01 (active during read only)
00 (inactive)
OEactive
BEactive
Portsize
Determined by the BusWidth signal
001 (SRAM/peripheral)
1000 (8+2=10 cycles)
00 (0 phases)
DeviceType
AccessTimeRead
CEe1TimeRead
CEe2TimeRead
OEe1TimeRead
OEe2TimeRead
LatchPoint
00 (0 phases)
00 (0 phases)
00 (0 phases)
0 (1 cycle before end of access cycle)
Table 10.10 Default configuration
65/123
ST20-GP6
11 Low power controller
11.1 Low power control
The ST20-GP6 is designed for 0.35 micron, 3.3V CMOS technology and runs at speeds of up to
50 MHz. 3.3V operation provides reduced power consumption internally and allows the use of low
power peripherals. In addition, to further enhance the potential for battery operation, a low power
power-down mode is available.
The different power levels of the ST20-GP6 are listed below.
•
•
Operating power — power consumed during functional operation.
Stand-by power — power consumed during little or no activity. The CPU is idle but ready to
immediately respond to an interrupt/reschedule.
•
Power-down — internal clocks are stopped and power consumption is significantly reduced.
Functional operation is stalled. Normal functional operation can be resumed from previous
state as soon as the clocks are stable. All internal logic is static so no information is lost
during power down.
•
Power to most of the chip removed — only the real time clock supply (RTCVDD) power on.
11.1.1 Power-down mode
Power-down mode can be achieved in one of two ways, as listed below.
•
Availability of direct clock input — this allows external control of clocking directly and thus
direct control of power consumption.
•
Internal global system clock may be stopped — in this case the external clock remains run-
ning. This mechanism allows the PLL to be kept running (if desired) so that wake up from
low power mode will be fast.
The low power timer and alarm are provided to control the duration for which the global clock gen-
eration is stopped during low power mode. The timer and alarm registers can be set by the device
store instructions and read by the device load instructions.
The ST20-GP6 enters power-down when:
•
the low power alarm is programmed and started, via configuration registers, providing there
are no interrupts pending.
The ST20-GP6 exits power-down when:
•
•
there is specific external pin activity (Interrupt pin);
the low power alarm counter reaches zero.
In power-downmode the processor and all peripherals are stopped, including the external memory
controller and optionally the PLL. Effectively the internal clock is stopped and functional operation
is stalled. On restart the clock is restarted and the chip resumes normal functional operation.
66/123
ST20-GP6
Low power timer
The timer keeps track of real time, even when the internal clocks are stopped. The timer is a 64-bit
counter which runs off an external clock (LowPowerClockIn). This clock rate must not be more
than one eighth of the system clock rate.
Low power alarm
There is also a 40-bit low power alarm counter. A write to the LPAlarmStart register starts the low
power alarm counter and the ST20-GP6 enters low power mode. When the counter has counted
down to zero, assuming no other valid wake-up sources occur first, the ST20-GP6 exits low power
mode and the global clocks are turned back on. Whilst the clocks are turned off the LowPowerSta-
tus pin is high, otherwise it is low.
11.2 Low power configuration register s
The low power controller is allocated a 4k block of memory in the internal peripheral address
space. Information on low power mode is stored in registers as detailed in the following section.
The registers can be examined and set by the devlw (device load word) and devsw (device store
word) instructions, see Table 7.19 on page 49. Note, they can not be accessed using memory
instructions.
LPTimerLS and LPTimerMS
The LPTimerLS and LPTimerMS registers are the least significant word and most significant word
of the LPTimer register. This enables the least significant or most significant word to be written
independently without affecting the other word.
LPTimerLS
LPC base address + #400
Function
Read/Write
Bit
Bit field
LPTimerLS
31:0
Least significant word of the low power timer.
Table 11.1 LPTimerLS register format
LPTimerMS
LPC base address + #404
Read/Write
Bit
Bit field
LPTimerMS
Function
31:0
Most significant word of the low power timer.
Table 11.2 LPTimerMS register format
When the LPTimer register is written, the low power timer is stopped and the new value is avail-
able to be written to the low power timer.
LPTimerStart
A write to the LPTimerStart register starts the low power timer counter. The counter is stopped
and the LPTimerStart register reset if either counter word (LPTimerLS and LPTimerMS) is writ-
ten.
67/123
ST20-GP6
Note, setting the LPTimerStart register to zero does not stop the timer.
LPTimerStart
LPC base address + #408
Function
Write
Bit
Bit field
LPTimerStart
0
A write to this bit starts the low power timer counter.
Table 11.3 LPTimerStart register format
LPAlarmLS and LPAlarmMS
The LPAlarmLS and LPAlarmMS registers are the least significant word and most significant word
of the LPAlarm register. This is used to program the low power alarm.
LPAlarmLS
LPC base address + #410
Function
Read/Write
Bit
Bit field
LPAlarmLS
31:0
Least significant word of the low power alarm.
Table 11.4 LPAlarmLS register format
LPAlarmMS
LPC base address + #414
Read/Write
Bit
Bit field
LPAlarmMS
Function
7:0
Most significant word of the low power alarm.
Table 11.5 LPAlarmMS register format
LPAlarmStart
A write to the LPAlarmStart register starts the low power alarm counter. The counter is stopped
and the LPStart register reset if either counter word (LPTimerLS and LPTimerMS) is written.
LPAlarmStart
LPC base address + #418
Function
Write
Bit
Bit field
LPAlarmStart
0
A write to this bit starts the low power alarm counter.
Table 11.6 LPAlarmStart register format
LPSysPll
The LPSysPll register controls the System Clock PLL operation when low power mode is entered.
This allows a compromise between wake-up time and power consumption during stand-by.
LPSysPll
Bit
LPC base address + #420
Function
Read/Write
Bit field
1:0
LPSysPll
Determines the system clock PLL when low power mode is entered, as follows:
LPSysPll1:0 System clock
00
01
10
11
PLL off
PLL reference on and power on
PLL reference on and power on
PLL on
Table 11.7 LPSysPll register format
68/123
ST20-GP6
SysRatio
The SysRatio register is a read only register andgives the speedat which the system PLLis running.
It contains the relevant PLL multiply ratio when using the PLL, or contains the value ‘1’ when in
TimesOneMode for the PLL.
SysRatio
Bit
LPC base address + #500
Function
Read
Bit field
1:0
SysRatio
PLL speed, as follows:
SysRatio PLL
0
1
x4
x1
RESERVED
16.368 MHz
2
3
x2
x3
32.736 MHz
49.104 MHz
Table 11.8 SysRatio register format
69/123
ST20-GP6
12 Real time clock and watchdog timer
This chapter specifies the real time clock-calendar (RTC) and watchdog timer (WDT) module for
the ST20-GP6.
The RTC provides a set of continuously running counters which can be used, with suitable soft-
ware, to provide a clock-calendar function. The counter values can be written to set the current
time/data. The RTC is clocked by the 32,768 Hz low power clock input and has a separate power
supply so that it can continue to run when the rest of the chip is powered down.
The WDT provides a fail-safe mechanism to reset the chip if the software fails to clear a counter
within a given period.
12.1 Power supplies
There are two supply voltages to the ST20-GP6, these are: the normal operating supply, VDD, and
the battery back-up supply, RTCVDD.
The RTC/WDT and the oscillator are powered by RTCVDD to enable the RTCcontents to be main-
tained at minimal power consumption.
12.2 Real time clock
The RTC contains two counters: a 30 bit milliseconds counter and a 16 bit weeks counter. This
allows large time values to be represented to high accuracy.
These counters are not reset as the RTC must run continuously.
12.2.1 RTC counters
The milliseconds counter increments at 1.024KHz. Thus, the value does not actually represent mil-
liseconds — this must be taken into account by any software using it. The milliseconds counter is
modulo the number of milliseconds in 1 week, or 619,315,200 — i.e. 1024 (one second) X 60 (one
minute) X 60 (one hour) X 24 (one day) X 7 (one week).
The weeks counter is incremented when the milliseconds counter wraps around from 619,315,199
10
to 0. This is a 16 bit counter; the GPS epoch is only defined up to 2 weeks, so having extra bits
here allows the system to handle times later than this.
The current value of both counters can be read at any time by the CPU, but care must be taken to
handle the end of week carry occurring between two reads.
12.3 Watchdog timer
The WDT has a counter, clocked to give a nominal 2 second delay. This counter is periodically
cleared, under software control, as described below. If the software fails to clear the counter within
the 2 second period then a watchdog reset signal (notWdReset) is generated to reset the chip.
A status flag is set by a watchdog reset. This can be used to indicate to application code that the
system was reset by the watchdog timer. This status bit is reset only by the notRST input to the
chip.
70/123
ST20-GP6
The watchdog timer function is enabled by an external pin (WdEnable). If this pin is held low, then
a watchdog reset will not occur.
12.4 RTC/WDT configuration register s
The RTC/WDT has a number of registers which can be accessed by the CPU. The function of
these registers is described below.
RTCweeks register
The RTCweeks register contains the value of the weeks counter.
RTCweeks
RTC/WDT base address + #00
Function
Read/Write
Bit
Bit field
RTCweeks
15:0
Value of weeks counter.
Table 12.1 RTCweeks register format
RTCmilliseconds register
The RTCmilliseconds register contains the value of the milliseconds counter.
RTCmilliseconds
RTC/WDT base address + #04
Function
Read/Write
Bit
Bit field
29:0
RTCmilliseconds
Value of milliseconds counter.
Table 12.2 RTCmilliseconds register format
RTCload register
A write to the RTCload register loads the weeks and milliseconds counters with the values cur-
rently set in the RTCweeks and RTCmilliseconds registers.
To minimize the possibility of the counters being erroneously updated by rogue software, the
counters are only loaded if the correct value (0xA) is written to the RTCload register. This register
is cleared when the load takes place. It is also cleared when the system is reset.
In addition, the load operation is only enabled if both the milliseconds and weeks registers have
had values written to them since the last load of the counters (or since the system was reset).
RTCload
Bit
RTC/WDT base address + #08
Function
Write
Bit field
3:0
RTCload
Loads the counters with the values set in the weeks and milliseconds registers.
Write 0x0A.
Table 12.3 RTCload register format
RTCstatus register
The RTCstatus register contains RTC status information.
To avoid the milliseconds and weeks counters being loaded with inconsistent values, the millisec-
onds and weeks registers must not be modified until the update of the counters has completed. To
enable software to detect this situation a status bit is provided in the RTCstatus register to indicate
71/123
ST20-GP6
that an update of the registers is in progress. A new value must not be written to the RTC counters
until this status bit clears (up to two RTC clock cycles later).
RTCstatus
RTC/WDT base address + #08
Function
Read
Bit
0
Bit field
RESERVED
Loading
Always returns 0.
1
Indicates whether an update of the registers is in progress.
0 = RTCweeks and RTCmilliseconds registers can be written;
1 = RTC update in progress. RTCweeks and RTCmilliseconds registers cannot be
written
Table 12.4 RTCstatus register format
WDTclear registers
The watchdog counter is cleared by writing to two registers (WDTclearA and WDTclearB regis-
ters). Each of these must have the correct values (0xA and 0x5, respectively) written to them in
either order to clear the counter.
WDTclearA
RTC/WDT base address + #10
Function
Write
Bit
Bit field
WDTclearA
3:0
First WDT clear address. Write 0xA.
Table 12.5 WDTclearA register format
WDTclearB
RTC/WDT base address + #14
Function
Write
Bit
Bit field
WDTclearB
3:0
Second WDT clear address. Write 0x5.
Table 12.6 WDTclearB register format
WDTstatus register
The WDTstatus register can be read to determine if the device was reset by the notRST input or
by a watchdog time-out. This status bit is reset only by the notRST input to the chip.
WDTstatus
RTC/WDT base address + #18
Function
Read
Bit
Bit field
WDTstatus
0
Watchdog timer status flag.
0 = chip reset normally (by an external notRST)
1 = chip reset by watchdog timer
Table 12.7 WDTstatus register format
72/123
ST20-GP6
13 System services
The system services module includes the control system, the PLL and power control. System
services include all the necessary logic to initialize and sustain operation of the device.
13.1 Reset, initialization and debug
The ST20-GP6 is controlled by a notRST pin which is a global power-on-reset.
13.1.1 Power-on reset
notRST initializes the device and causes it to enter its boot sequence (see Section 13.2 on
bootstrap). notRST must be asserted at power-on and held for 10 ms (or at least 8
LowPowerClockIn cycles) after both Vdd is in range and ClockIn is stable.
When notRST is asserted low, all modules are forced into their power-on reset condition. The
clocks are stopped. The rising edge of notRST is internally synchronized before starting the
initialization sequence.
13.2 Bootstrap
The ST20-GP6 can be bootstrapped from external ROM or internal ROM. When booting from
ROM, the ST20-GP6 starts to execute code from the top two bytes in external memory, at address
#7FFFFFFE which should contain a backward jump to a program in ROM.
13.3 Clocks
An on-chip phase locked loop (PLL) generates all the internal high frequency clocks. The PLL is
used to generate the internal clock frequencies needed for the CPU. Alternatively a direct clock
input can provide the system clocks.
The internal clock may be turned off (including the PLL) enabling power down mode.
The ST20-GP6 can be set to operate in TimesOneMode, which is when the PLL is bypassed. Dur-
ing TimesOneMode the input clock must be in the range 0 to 30 MHz and should be nominally 50/
50 mark space ratio.
Note, the single clock input (ClockIn) must be 16.368 MHz for correct GPS operation.
13.3.1 Speed select
The speed of the internal processor clock is variable in discrete steps. The clock rate at which the
ST20-GP6 runs is determined by the logic levels applied on the two speed select lines
SpeedSelect0-1 as detailed in Table 13.1. The frequency of ClockIn (fclk) for the speeds given in
the table is 16.368 MHz.
73/123
ST20-GP6
The SysRatio register, see Table 11.8 on page 69, gives the speed at which the system PLL is
running. It contains the relevant PLL multiply ratio when using the PLL, or contains the value ‘1’
when in TimesOneMode for the PLL.
SpeedSelect1
SpeedSelect0
Processorclock
speed (MHz)
Processor
cycle time (ns)
approximate
Phase lock loop
factor (PLLx)
0
0
0
1
RESERVED
61.1
a
16.368
TimesOneMode
1
1
0
1
32.736
49.104
30.5
20.4
2
3
Table 13.1 Processor speed selection
a. In TimesOneMode the PLL is disabled to reduce power consumption.
13.3.2 Clocking sources
The real time clock and low power timer and alarm must be clocked atall times by oneof the following
clocking sources:
•
External clock input (LowPowerClockIn) — this clock must not be more than one eighth of
the system clock rate. In this case the LowPowerClockOsc pin should not be connected
on the board.
•
Watch crystal, as in Figure 13.1.
internal low power clock
LowPowerClockIn
LowPowerClockOsc
A
B
330 KΩ
watch crystal
(32768 Hz)
22 pF
GND
10 pF
GND
A - this node should have very low capacitance < 10 pF.
B - this node must have zero dc load.
Figure 13.1 Watch crystal clocking source
74/123
ST20-GP6
14 Diagnostic controller
The ST20 Diagnostic Controller Unit (DCU) provides a means for booting the CPU, and forthe con-
trol and monitoring of all systems on the chip, via the standard IEEE 1194.1 Test Access Port. The
Test Access Port is described in Chapter 23. The DCU includes on-chip hardware with ICE (In Cir-
cuit Emulation) and LSA (Logic State Analyzer) features to facilitate verification and debugging of
software running on the on-chip CPU in real time. It is an independent hardware module with a pri-
vate link from the host to support real-time diagnostics.
14.1 Diagnostic hardware
The on-chip diagnostic controller assists in debugging, while reducing or eliminating the intrusion
into the target code space, the CPU utilization, and impact on the application. As shown in
Figure 14.1, the DCU and TAP provide a means of connecting a diagnostic host to a target board
with a suitable JTAG port connector and interface.
ST20
Logic
state
analyzer
Host
interface
Test
access
port
Diagnostic
controller
Host
Figure 14.1 Debugging hardware
The diagnostic controller provides the following facilities for debugging from a host:
•
•
•
•
•
control of target CPU and subsystems including CPU boot;
hardware breakpoint, watchpoint, datawatch and single instruction step;
complex trigger sequencing and choice of subsequent actions;
non-intrusive jump trace and instruction pointer profiling;
access to the memory of the target while the device is powered up, regardless of the state
of the CPU;
•
full debugging of ROM code.
When running multi-tasking code on the target, one or more processes can be single-stepped or
stopped while others continue running in real time. In this case, the running threads can be inter-
rupted by incoming hardware interrupts, with a low latency.
75/123
ST20-GP6
The host can communicate with the DCU via a private link, using the 5 standard test pins.
Target software also has access to the diagnostic facilities and access through the DCU to the host
memory.
A logic state analyzer can be connected to the TriggerIn and TriggerOut pins. The response to
TriggerIn and the events that cause a TriggerOut signal can be controlled by the host or by target
software.
The diagnostic controller provides debugging facilities with much less impact on the software and
target performance. In particular it gives:
•
•
•
non-intrusive attachment to the host system;
no intrusion into the performance of the CPU or any subsystems;
no intrusion into the code space, so the application builder does not need to add a debug-
ging kernel;
•
•
no intrusion into any on-chip functional modules, including any communications facilities;
no functional external connection pins are used.
The connections between the diagnostic controller and other on-chip modules and external hard-
ware may vary between ST20 variants.
14.2 Access features
14.2.1 Access to target memory and peripheral registers from host
Full read and write access to the entire on-chip and external memory space is available via the
TAP. This is independent of the state of the CPU.
The DCU cannot directly access configuration registers in the on-chip peripheral space. However
this is possible via the CPU, and for this the CPU must be active with the appropriate handler
installed. Normally the DCU would initiate a trap, and the trap handler would access the appropri-
ate configuration register.
By convention, registers in the address range #20000000 to #3FFFFFFF are in the on-chip periph-
eral space and can only be accessed by the CPU. Registers and memory outside this range are
connected to the address bus and can be accessed directly by the DCU.
14.2.2 Access from target CPU process
The CPU itself can program its own diagnostic controller. Further access may be explicitly pre-
vented by the lock mechanism so that the application being debugged cannot interfere with the
breakpoint and watchpoint settings. When the breakpoint or watchpoint match occurs, then the
diagnostic controller may release the lock according to settings in the control register.
14.2.3 Access to host memory from target
If the target CPU accesses any address in the top half of the DCU memory space, then these
accesses are mapped on to host memory via the TAP as target initiated peek and poke messages.
Peek accesses and poke accesses are specifically enabled by separate property bits.
76/123
ST20-GP6
14.3 Software debugging features
14.3.1 Control of the target CPU including boot
Various state information about the target CPU may be monitored and the CPU may be controlled
from the diagnostic controller via the TAP. The control of the CPU extends to stalling, forcing a trap
and booting.
14.3.2 Non-intrusive Iptr profiling
A copy of the Iptr is visible as a read-only register in the diagnostic controller. This register may be
read at any time. Reading this register is not intrusive on the CPU or its memory space.
14.3.3 Events
Support is provided by the diagnostic controller to trigger actions when certain predefined events
occur.
Breakpoint
The function of the breakpoint is to break before the instruction is executed, but only if it really was
going to be executed. A 32-bit comparator is used to compare the breakpoint register against the
instruction pointer of the next instruction to be executed. The matched instruction is not executed
and the CPU state, including all CPU registers, is defined as at the start of the instruction. The pre-
vious instruction is run to completion.
Breakpoint range
The function of a breakpoint range is equivalent to any single breakpoint but where the breakpoint
address can be anywhere within a range of addresses bounded by lower and upper register val-
ues.
Watchpoint
The function of a watchpoint is to trigger after a memory access is made to an address within the
range specified by a pair of 32-bit registers. The CPU pipeline architecture allows for the CPU to
continue execution of instructions without necessarily waiting for a write access to complete. So, by
the time a watchpoint violation has been detected, the CPU may have executed a number of
instructions after the instruction which caused the violation. If the subsequent action is to stall the
CPU or to take a hardware trap, then the last instruction executed before the stall or trap may not
be the instruction which caused the violation.
Datawatch
The function of a datawatch is to trigger after a data value specified in one 32-bit register is written
to a memory word address specified in another 32-bit register. The subsequent action is equivalent
to a watchpoint.
Scheduling events
Various scheduling events can be detected.
Choice of subsequent actions
Following a watchpoint match, or any other condition detectable by the diagnostic controller, the
subsequent action may be programmed to be one of the following:
•
stall the CPU, i.e. inhibit further instructions from being executed by the CPU;
77/123
ST20-GP6
•
•
•
wait until the end of the current instruction, then signal a hardware trap;
signal an immediate hardware trap;
continue without intrusion.
In addition, the diagnostic controller may take any combination of the following actions:
•
•
•
signal on TriggerOut to a logic state analyzer;
send a triggered message via the TAP to the host;
unlock access by the target CPU.
14.3.4 Hardware single instruction step
The function of single stepping one CPU instruction is performed by using a breakpoint range over
the code to be single stepped. The DCU includes a mechanism to prevent the breakpoint trap han-
dler single-stepping itself. By selecting an inverse range, the effect of single stepping one high level
instruction can be achieved.
14.3.5 Jump trace
Jump tracing monitors code jumps, where a jump is any change in execution flow from the stream
of consecutive instructions stored in memory. A jump may be caused by a program instruction, an
interrupt or a trap.
When the jump occurs, a 32-bit DCU register is loaded with the origin of the jump. This value points
to the instruction which would have been executednext if the jump had not occurred. The CPU may
not have completed the instruction prior to the change in flow. The diagnostic controller can be set
to trace the origin of each jump, the destination, or both.
The DCU copies the details of each jump to a rolling trace buffer in memory. The trace buffer may
be located in host memory, but using target memory will have less impact on performance. The
tracing facility has two modes:
•
Low intrusion. In this mode the DCU uses dead memory cycles to write the trace into the
buffer. This means that the CPU is not delayed, but some trace information may be lost.
•
Complete trace. In this mode, the CPU is stalled on every jump to ensure the data can be
written to the buffer. This means that no trace information is lost, but the CPU performance
is affected.
14.3.6 Logic state analyzer (LSA) support
Two signals, TriggerIn and TriggerOut, are provided to support diagnostics with an external LSA.
The action by the DCU on receiving a TriggerIn signal is programmable. The selection of internal
events which trigger a TriggerOut signal is also programmable.
14.3.7 Trigger combinations and sequences
Complex trigger conditions can be programmed. For example:
•
•
the 5th time that breakpoint 3 is encountered;
enable a watchpoint when a breakpoint occurs.
There is no software intrusion imposed by this mechanism.
78/123
ST20-GP6
14.4 Controlling the diagnostic controller
This section gives a summary of host communications with the diagnostic controller.
The diagnostic controller has direct access to:
•
•
•
•
the instruction pointer,
a selection of CPU state control signals,
the memory bus,
memory-mapped peripheral configuration registers.
This access does not depend on the state of the CPU. Access to non-memory-mapped peripheral
configuration registers is via the CPU, and for this the CPU must be active and running the appro-
priate handler.
The host can give two commands to the diagnostic controller: peek and poke. Peek reads memory
locations or configuration registers, and poke writes to memory locations or configuration registers.
The diagnostic controller responds to a peek command with a peeked message, giving the con-
tents of the peeked addresses.
The diagnostic controller has registers, which are accessed from the host using peek and poke
commands. The registers are used to control breakpoints, watchpoints, datawatch, tracing and
other facilities.
The target CPU can also access these registers using the normal device load and store instruc-
tions, so the target software running on the CPU can program its own diagnostic controller. A lock
is provided to prevent CPU access, which can be released by the diagnostic controller when a
breakpoint or watchpoint match occurs.
In addition, the target CPU can peek and poke the host via the diagnostic controller by reading or
writing addresses in the top half of the memory space of the diagnostic controller. This facility can
be disabled.
Various different types of CPU events can be selected as trigger events. When an trigger event
occurs, the diagnostic controller can send a triggered message.
The four types of message are summarized in Table 14.1. The messages are distinguished by the
two least significant bits of the message header byte.
Message type
poke
Direction
Bit 1
Bit 0
Meaning
Command.
0
0
Write to one or more addresses.
Read from one or more addresses.
The result of a peek command.
A trigger event has occurred.
peek
Command.
0
1
1
1
0
1
peeked
Opposite to peek command.
DCU to host.
triggered
Table 14.1 Types of diagnostic controller message
Messages may be initiated from either the host or the target. Target initiated messages, which con-
stitute asynchronous or unsolicited messages,can be enabled by a property bit.
Messages are composed of a header byte followed by zero or more data bytes, depending on the
type of message. The formats for the four message types are shown in Figure 14.2.
79/123
ST20-GP6
:
Command messages
Header
Address
Address
First data word
Second data word
Poke
Peek
Header
Response messages
Header
Peeked
First data word
Second data word
Third data word
Header
Triggered
Figure 14.2 Message formats
14.5 Peeking and poking the host from the target
The target CPU can peek and poke the host via the diagnostic controller. This is done by reading or
writing a single word to a block of addresses within the DCU register block. The DCU will then send
a peek or poke message to the host. After a host peek, the target CPU will wait until the host
responds with a peeked message, which the DCU returns to the CPU as memory read data.
Peeking and poking the host from the target can be enabled or disabled. After reset, these bits are
cleared, so peek and poke from the target are disabled.
14.6 Abortable instructions
14.6.1 Properties of the hardware implementation
In the ST20-C2 core, some instructions are abortable, i.e. they may be “started” more than once. In
the instruction set chapter, abortable instructions are marked with an ‘A’ in the notes column, indi-
cating that the instruction can be aborted and later restarted.
The breakpoint mechanism in the DCU, follows the CPU behavior, and takes a trap in place of
starting an instruction with an Iptr which matches. Care is taken in the hardware to ensure that any
interrupts which might have occurred following the preceding instruction are allowed in, and the
trap is taken only if the CPU was about to start the instruction with an Iptr which matches.
If the DCU is programmed to break on an instruction, then normally, following the trap return
instruction, that instruction is executed. In this scenario, all instructions should be considered as
abortable. If an interrupt occurs between the end of the trap handler and the start of the instruction,
then when the interrupt completes the DCU will again trap on that instruction (if the breakpoint is
repeatable).
The user needs to be aware that setting a breakpoint on a given instruction may break more than
once on the same instruction in the same thread.
80/123
ST20-GP6
14.6.2 Software solutions
If the user wishes to break on the nth occurrence of a given instruction using a counter in the DCU,
then there is no problem associated with abortable instructions because the counter is adjusted on
the completion of the instruction, not the start of the instruction. More specifically, the counter is
adjusted when the CPU commits to executing the instruction; this may be at the completion of an
abortable instruction, or it may be at an interrupt point in the middle of an interruptible instruction.
In the more complex example, the user wishes to break on the nth occurrence of a given instruction
in a given thread. In this case, a hardware break is set on the given instruction, and the breakpoint
trap handler contains just enough code to distinguish the desired thread and decrement a counter
in software. Of course, inserting the breakpoint makes the instruction appear to be abortable and
the count is not reliable. However, if a pair of break points are used, and counting only takes place
when the desired thread moves from the first to the second breakpoint, then a reliable count can be
established.
81/123
ST20-GP6
15 UART interface (ASC)
The UART interface, also referred to as the Asynchronous Serial Controller (ASC), provides serial
communication between the ST20-GP6 and other microcontrollers, microprocessors or external
peripherals.
The ASC supports full-duplex asynchronous communication. Eight or nine bit data transfer, parity
generation, and the number of stop bits are programmable. Parity, framing, and overrun error
detection are provided to increase the reliability of data transfers. Transmission and reception of
data can simply be double-buffered, or16-deep fifos may be used. For multiprocessor communica-
tions, a mechanism to distinguish the address from the data bytes is included. Testing is supported
by a loop-back option. A 16-bit baud rate generator provides the ASC with a separate serial clock
signal.
15.1 Functionality
The ASC supports full-duplex asynchronous communication, where both the transmitter and the
receiver use the same data frame format and the same baud rate. Data is transmitted on the TXD
pin and received on the RXD pin.
Data frames
8-bit data frames either consist of:
•
•
eight data bits D0-7 (by setting the Mode bit field to 001);
seven data bits D0-6 plus an automatically generated parity bit (by setting the Mode bit field
to 011).
Parity may be odd or even, depending on the ParityOdd bit in the ASCControl register. An even
parity bit will be set, if the modulo-2-sum of the seven data bits is 1. An odd parity bit will be cleared
in this case.
2nd
stop
bit
start
bit
1st
stop
bit
8th
bit
D0
(LSB)
D1
D2
D3
D4
D5
D6
• Data bit (D7)
• Parity bit
Figure 15.1 8-bit data frames
9-bit data frames either consist of:
•
•
nine data bits D0-8 (by setting the Mode bit field to 100);
eight data bits D0-7 plus an automatically generated parity bit (by setting the Mode bit field
to 111);
•
eight data bits D0-7 plus a wake-up bit (by setting the Mode bit field to 101).
82/123
ST20-GP6
Parity may be odd or even, depending on the ParityOdd bit in the ASCControl register. An even
parity bit will be set, if the modulo-2-sum of the eight data bits is 1. An odd parity bit will be cleared
in this case.
In wake-up mode, received frames are only transferred to the receive buffer register if the ninth bit
(the wake-up bit) is 1. If this bit is 0, no receive interrupt request will be activated and no data will
be transferred.
This feature may be used to control communication in multi-processor systems. When the master
processor wants to transmit a block of data to one of several slaves, it first sends out an address
byte which identifies the target slave. An address byte differs from a data byte in that the additional
ninth bit is a 1 for an address byte and a 0 for a data byte, so no slave will be interrupted by a data
byte. An address byte will interrupt all slaves (operating in 8-bit data + wake-up bit mode), so each
slave can examine the 8 least significant bits (LSBs) of the received character (the address). The
addressed slave will switch to 9-bit data mode, which enables it to receive the data bytes that will
be coming (with the wake-up bit cleared). The slaves that are not being addressed remain in 8-bit
data + wake-up bit mode, ignoring the following data bytes.
2nd
stop
bit
start
bit
1st
stop
bit
9th
bit
D0
(LSB)
D1
D2
D3
D4
D5
D6
D7
• Data bit (D8)
• Parity bit
• Wake-up bit
Figure 15.2 9-bit data frames
Transmission
Values to be transmitted are written to the transmit fifo, txfifo, by writing to ASCTxBuffer. The txfifo
is implemented as a 16 deep array of 9 bit vectors.
If the fifosare enabled (the ASCControl(FifoEnable) is set), the txfifo is considered full (ASCSta-
tus(TxFull) is set) when it contains 16 characters. Further writes to ASCTxBuffer in this situation
will fail to overwrite the most recent entry in the txfifo. If the fifos are disabled, the txfifo is consid-
ered full (ASCStatus(TxFull) is set) when it contains 1 character, and a write to ASCTxBuffer in
this situation will overwrite the contents.
If the fifos are enabled, ASCStatus(TxHalfEmpty) is set when the txfifo contains 8 or fewer char-
acters. If the fifos are disabled, it’s set when the txfifois empty.
Writing anything to ASCTxReset empties the txfifo.
Values are shifted out of the bottom of the txfifo into a 9-bit txshift register in order to be transmit-
ted. If the transmitter is idle (the txshift register is empty) and something is written to the ASCTx-
Buffer so that the txfifo becomes non-empty, the txshift register is immediately loaded from the
txfifo and transmission of the data in the txshift register begins at the next baud rate tick.
83/123
ST20-GP6
At the time the transmitter is just about to transmit the stop bits, then if the txfifo is non-empty, the
txshift register will be immediately loaded from the txfifo, and transmission of this new data will
begin as soon as the current stop bit period is over (i.e. the next start bit will be transmitted imme-
diately following the current stop bit period). Thus back-to-back transmission of data can take
place. If instead the txfifo is empty at this point, then the txshift register will become empty. ASC-
Status(TxEmpty) indicates whether the txshift register is empty.
After changing the fifoenable bit, it is important to reset the fifo to empty (by writing to the
ASCTxReset register), since the state of the fifo pointer may be garbage.
The loop-back option (selected by the ASCControl(LoopBack) bit) internally connects the output
of the transmitter shift register to the input of the receiver shift register. This may be used to test
serial communication routines at an early stage without having to provide an external network.
Reception
Reception is initiated by a falling edge on the data input pin (RXD), provided that the ASCCon-
trol(Run) and ASCControl(RxEnable) bits are set. The RXD pin is sampled at 16 times the rate of
the selected baud rate. A majority decision of the first, second and third samples of the start bit
determines the effective bit value. This avoids erroneous results that may be caused by noise.
If the detected value is not a 0 when the start bit is sampled, the receive circuit is reset and waits
for the next falling edge transition at the RXD pin. If the start bit is valid, the receive circuit contin-
ues sampling and shifts the incoming data frame into the receive shift register. For subsequent
data and parity bits, the majority decision of the seventh, eighth and ninth samples in each bit time
is used to determine the effective bit value.
For 0.5 stop bits, the majority decision of the third, fourth, and fifth samples during the stop bit is
used to determine the effective stop bit value.
For 1 and 2 stop bits, the majority decision of the seventh, eighth, and ninth samples during the
stop bits is used to determine the effective stop bit values.
For 1.5 stop bits, the majority decision of the fifteenth, sixteenth, and seventeenth samples during
the stop bits is used to determine the effective stop bit value.
The effective values received on the RXD pin are shifted into a 10-bit rxshift register.
The receive fifo, rxfifo,is implemented as a 16 deep arrayof 10-bit vectors (each 9 down to 0). If the
rxfifo is empty, ASCstatus(RxBufFull) is set to ‘0’. If the rxfifo is not empty, a read from ASCRx-
Buffer will get the oldest entry in the rxfifo. If fifos are disabled, the rxfifo is considered full when it
contains one character. ASCStatus(RxFifoNearFull) is set when the rxfifo contains more than 8
characters. Writing anything to ASCRxReset empties the rxfifo.
As soon as the effective value of the last stop bit has been determined, the content of the rxshift
register is transferred to the rxfifo (unless we’re in wake-up mode, in which case this happens only
if the wake-up bit, bit8, is a ‘1’). The receive circuit then waits for the next start bit (falling edge tran-
sition) at the RXD pin.
ASCStatus(OverrunError) is set when the rxfifo is full and a character is loaded from the rxshift
register into the rxfifo.It is cleared when the ASCRxBuffer register is read.
84/123
ST20-GP6
The most significant bit of each rxfifo entry (rxfifo[x][9]) records whether or not there was a frame
error when that entry was received (i.e. one of the effective stop bit values was ’0’). ASCSta-
tus(FrameError) is set when at least one of the valid entries in the rxfifohas its MSB set.
If the mode is one where a parity bit is expected, then the next bit, rxfifo[x][8], records whether
there was a parity error when that entry was received. Note, it does not contain the parity bit that
was received. ASCStatus(ParityError) is set when at least one of the valid entries in the rxfifo has
bit 8 set.
After changing the fifoenable bit, it is important to reset the fifo to empty (by writing to the
ASCRxReset register), since the state of the fifopointers may be garbage.
Reception is stopped by clearing the ASCControl(RxEnable) bit. A currently received frame is
completed including the generation of the receive status flags. Start bits that follow this frame will
not be recognized.
15.2 Timeout mechanism
The ASC contains an 8-bit timeout counter. This reloads from ASCTimeout whenever one or more
of the following is true
• ASCRxBuffer is read
• The ASC is in the middle of receiving a character
• ASCTimeout is written to
If none of these conditions hold, the counter decrements towards 0 at every baud rate tick.
ASCStatus(TimeoutNotEmpty) is’1’ exactly whenever the rxfifo is not empty and the timeout
counter is zero.
ASCStatus(TimeoutIdle) is ‘1’ exactly whenever the rxfifo is empty and the timeout counter is
zero.
The effect of this is that whenever the rxfifo has got something in it, the timeout counter will decre-
ment until something happens to the rxfifo. If nothing happens, and the timeout counter reaches
zero, the ASCStatus(TimeoutNotEmpty) flag will be set.
When the software has emptied the rxfifo, the timeout counter will reset and start decrementing. If
no more characters arrive, when the counter reaches zero the ASCStatus(TimeoutIdle) flag will
be set.
15.3 Baud rate generation
The baud rate generator provides a clock at 16 times the baud rate, called the oversampling clock.
This clock only ticks if ASCControl(Run) is set to’1’. Setting this bit to 0 will immediately freeze the
state of the ASCs transmitter and receiver. This should only be done when the ASC is idle.
85/123
ST20-GP6
The baud rate and the required reload value for a given baud rate can be determined by the follow-
ing formulae:
f
CPU
Baudrate =
16 (<ASCBaudRate>)
f
CPU
<ASCBaudRate> = (
)
16 x Baudrate
where: <ASCBaudRate> represents the content of the ASCBaudRate register, taken as unsigned
16-bit integer,
f
is the frequency of the CPU.
CPU
Table 15.3 lists various commonly used baud rates together with the required reload values and the
rounded deviation errors for an example baud rate with a CPU clock of 32.736 MHz.
Baud rate
Reload value
(exact)
Reload value
(integer)
Reload value
(hex)
Deviation error
38400
28800
19200
14400
9600
4800
2400
1200
600
53.28125
71.04167
106.5625
142.0833
213.125
426.25
852.5
53
35
-0.53%
-0.06%
0.41%
-0.06%
-0.06%
-0.06%
0.06%
0.00%
0.00%
0.00%
0.00%
71
47
107
142
213
426
853
1705
3410
6820
27280
6B
8E
D5
1AA
355
6A9
D52
1AA4
6A90
1705
3410
300
6820
75
27280
Table 15.3 Baud rates
15.4 Interrupt control
The ASC has a single interrupt coming out of it, called ASC_interrupt. The status bits in the ASC-
Status register determine the cause of the interrupt. ASC_interrupt will go high when a status bit
is 1 (high) and the corresponding bit in the ASCIntEnable register is 1.
Note the status register cannot be written to directly by software. The reset mechanism for the sta-
tus register is described below.
The following diagram illustrates the situation.
86/123
ST20-GP6
RxBufFull
TxEmpty
RxBufFull IE
TxEmpty IE
0
1
2
3
4
TxHalfEmpty
ParityError
TxHalfEmpty IE
ParityError IE
FrameError
FrameError IE
OverrunError
TimeoutNotEmpty
TimeoutIdle
OverrunError IE
TimeoutNotEmpty IE
TimeoutIdle IE
5
6
7
8
9
RxHalfFull
TxFull
RxHalfFull IE
ASC_interrupt
ASCStatus
ASCIntEnable
Figure 15.4 ASC status and interrupt registers
15.4.1 Using the ASC interrupts when fifos are disabled
When fifos are disabled, the ASC provides three interrupt requests to control data exchange via the
serial channel:
•
•
•
TxHalfEmpty is activated when data is moved from ASCTxBuffer to the txshift register.
TxEmpty is activated before the stop bit is transmitted.
RxBufFull is activated when the received frame is moved to ASCRxBuffer.
For single transfers it is sufficient to use the transmitter interrupt (TxEmpty), which indicates that
the previously loaded data has been transmitted, except for the stop bit.
For multiple back-to-back transfers using TxEmpty would leave just one stop bit time for the han-
dler to respond to the interrupt and initiate another transmission. Using the transmit buffer interrupt
(TxHalfEmpty) to reload transmit data allows the time to transmit a complete frame for the service
routine, as ASCTxBuffer may be reloaded while the previous data is still being transmitted.
87/123
ST20-GP6
TxHalfEmpty is an early trigger for the reload routine, while TxEmpty indicates the completed
transmission of the data field of the frame. Therefore, software using handshake should rely on
TxEmpty at the end of a data block to make sure that all data has really been transmitted.
15.4.2 Using the ASC interrupts when fifos are enabled
To transmit a large number of characters back to back, the driver routine would write 16 characters
to ASCTxBuffer, then every time a TxHalfEmpty interrupt fired, it would write 8 more. When it had
nothing more to send, a TxEmpty interrupt would tell it when everything has been transmitted.
When receiving, the driver could use RxBufFull to interrupt every time a character came in. Alter-
natively, if data is coming in back-to-back, it could use RxHalfFull to interrupt it when there was at
least 8 characters in the rxfifo to read. It would have as long as it takes to receive 8 characters to
respond to this interrupt before data would overrun. If less than eight character streamed in, and no
more were received for at least a timeout period, the driver could be woken up by one of the two
timeout interrupts, TimeoutNotEmpty or TimeoutIdle.
15.5 ASC configuration register s
ASCBaudRate register
The ASCBaudRate register is the dual-function baud rate generator/reload register.
A read from this register returns the content of the timer, writing to it updates the reload register.
An auto-reload of the timer with the content of the reload register is performed each time the
ASCBaudRate register is written to. However, if the Run bit of the ASCControl register, see
Table 15.4, is 0 at the time the write operation to the ASCBaudRate register is performed, the
timer will not be reloaded until the first CPU clock cycle after the Run bit is 1.
ASCBaudRate
ASC base address + #00
Write Function
Read/Write
Bit
Bit field
ReloadVal
Read Function
15:0
16-bit reload value
16-bit count value
Table 15.1 ASCBaudRate register format
88/123
ST20-GP6
ASCTxBuffer register
Writing to the transmit buffer register starts data transmission.
ASCTxBuffer
ASC base address + #04
Function
Write only
Bit
0
Bit field
TD0
TD1
TD2
TD3
TD4
TD5
TD6
Transmit buffer data D0
Transmit buffer data D1
Transmit buffer data D2
Transmit buffer data D3
Transmit buffer data D4
Transmit buffer data D5
Transmit buffer data D6
1
2
3
4
5
6
7
TD7/Parity Transmit buffer data D7, or parity bit - dependent on the operating mode (the setting of the
Mode field in the ASCControl register).
8
TD8/Parity Transmitbufferdata D8, orparity bit, orwake-upbit orundefined - dependentontheoperating
/Wake/0
mode (the setting of the Mode field in the ASCControl register).
Note: If the Mode field selects an 8-bit frame then this bit should be written as 0.
15:9
RESERVED. Write 0.
Table 15.2 ASCTxBuffer register format
89/123
ST20-GP6
ASCRxBuffer register
The received data and, if provided by the selected operating mode, the received parity bit can be
read from the receive buffer register.
ASCRxBuffer
ASC base address + #08
Function
Read only
Bit
0
Bit field
RD0
RD1
RD2
RD3
RD4
RD5
RD6
Receive buffer data D0
Receive buffer data D1
Receive buffer data D2
Receive buffer data D3
Receive buffer data D4
Receive buffer data D5
Receive buffer data D6
1
2
3
4
5
6
7
RD7/Parity Receive buffer data D7, or parity bit - dependent on the operating mode (the setting of the
Mode bit in the ASCControl register).
8
RD8/Parity/ Receive buffer data D8, or parity bit, or wake-upbit - dependent on the operating mode (the
Wake/X
setting of the Mode field in the ASCControl register).
Note: If the Mode field selects a 7- or 8-bit frame then this bit is undefined. Software should
ignore this bit when reading 7- or 8-bit frames.
15:9
RESERVED. Will read back 0.
Table 15.3 ASCRxBuffer register format
ASCControl register
This register controls the operating mode of the ASC and contains control bits for mode and error
check selection, and status flags for error identification.
Note: Programming the mode control field (Mode) to one of the reserved combinations may result
in unpredictable behavior.
Note: Serial data transmission or reception is only possible when the baud rate generator run bit
(Run) is set to 1. When the Run bit is set to 0, TXD will be 1. Setting the Run bit to 0 will immedi-
ately freeze the state of the transmitter and receiver. This should only be done when the ASC is
idle.
90/123
ST20-GP6
ASCControl
ASC base address + #0C
Function
Read/Write
Bit
Bit field
2:0
Mode
ASC mode control
Mode2:0
000
001
Mode
RESERVED
8-bit data
010
011
100
RESERVED
7-bit data + parity
9-bit data
101
110
111
8-bit data + wake up bit
RESERVED
8-bit data + parity
4:3
StopBits
Number of stop bits selection
StopBits1:0 Number of stop bits
00
01
10
11
0.5 stop bits
1 stop bit
1.5 stop bits
2 stop bits
5
ParityOdd
LoopBack
Run
Parity selection
0
1
Even parity (parity bit set on odd number of ‘1’sin data)
Odd parity (parity bit set on even number of ‘1’s in data)
6
Loopback mode enable bit
0
1
Standard transmit/receive mode
Loopback mode enabled
7
Baud rate generator run bit
0
1
Baud rate generator disabled (ASC inactive)
Baud rate generator enabled
8
RxEnable
FifoEnable
Receiver enable bit
0
1
Receiver disabled
Receiver enabled
10
Fifo enable bit
0
1
Fifo mode disabled
Fifo mode enabled
15:11, 9
RESERVED. Write 0, will read back 0.
Table 15.4 ASCControl register format
91/123
ST20-GP6
ASCIntEnable register
The ASCIntEnable register enables a source of interrupt.
Interrupts will occur when a status bit in the ASCStatus register is 1, and the corresponding bit in
the ASCIntEnable register is 1.*
ASCIntEnable
ASC base address + #10
Function
Read/Write
Bit
0
Bit field
RxBufFullIE
Receiver buffer full interrupt enable
1
TxEmptyIE
Transmitter empty interrupt enable
Transmitter buffer half empty interrupt enable
Parity error interrupt enable
2
TxHalfEmptyIE
ParityErrorIE
FrameErrorIE
OverrunErrorIE
3
4
Framing error interrupt enable
5
Overrun error interrupt enable
6
TimeoutNotEmpty Timeout not empty interrupt enable
IE
7
TimeoutIdleIE
RxHalfFullIE
Timeout idle interrupt enable
8
Receiver buffer half full interrupt enable
RESERVED. Write 0, will read back 0.
Table 15.5 ASCIntEnable register format
15:9
92/123
ST20-GP6
ASCStatus register
The ASCStatus register determines the cause of an interrupt.
ASCStatus
ASC base address + #14
Read Only
Bit
Bit field
Function
0
RxBufFull
Set when rxfifonot empty
1
TxEmpty
Set when transmit shift register is empty
Set when txfifoat least half empty
2
TxHalfEmpty
ParityError
FrameError
OverrunError
3
Set when the rxfifo contains something received with a parity error
Set when the rxfifo contains something received with a frame error
Set when data is received and the rxfifois full.
4
5
6
TimeoutNotEmpty Set when there’s a timeout and the rxfifois not empty
7
TimeoutIdle
RxHalfFull
TxFull
Set when there’s a timeout and the rxfifois empty
Set when the rxfifo contains at least 8 characters
Set when the txfifocontains 16 characters
RESERVED. Read back 0.
8
9
15:10
Table 15.6 ASCStatus register format
Timeout register
The timeout register determines the timeout period.
ASCTimeOut
ASC base address + #1C
Read/Write
Bit
Bit field
TimeOut
Function
7:0
Timeout period in baud rate ticks
RESERVED. Write 0, will read back 0.
15:8
Table 15.7 ASCTimeout register format
93/123
ST20-GP6
16 Parallel input/output
The ST20-GP6 device has 16 bits of Parallel Input/Output (PIO), configured in groups (ports) of
eight bits. Each bit is programmableas an output, an input, or a bidirectional pin.
Each group of eight input bits can also be compared against a register and an interrupt generated
when the value is not equal.
Each of the groups of eight bits operates as described in the following section.
16.1 PIO Ports0-1
Each of the eight bits of a PIO port has a corresponding bit in the PIO registers associated with
each port. These registers hold: output data for the port (POut); the input data read from the pin
(PIn); PIO bit configuration register (PC1); and the two input compare function registers (PComp
and PMask).
All of the registers, except the PIn registers, are each mapped onto two additional addresses so
that bits can be set or cleared individually.
The Set_ register allows bits to be set individually. Writing a ‘1’ in this register sets the correspond-
ing bit in the associated register, a ‘0’ leaves the bit unchanged.
The Clear_ register allows bits to be cleared individually. Writing a ‘1’ in this register resets the cor-
responding bit in the associated register, a ‘0’ leaves the bit unchanged.
16.1.1 PIO Data registers
The base addresses for the PIO registers are given in the memory map.
Note that during reset all the registers are reset to ’00000000’.
POut register
This register holds output data for the port.
POut
Bit
PIO base address + #00
Function
Read/Write
Bit field
POut7:0
7:0
Bits 0 to 7 of output data for the port.
Table 16.1 POut register format - 1 register per port
PIn register
The data read from this register will give the logic level present on an input pin of the port at the
start of the read cycle to this register. The read data will be the last value written to the register
regardless of the pin configuration selected.
PIn
Bit
7:0
PIO base address + #10
Function
Read only
Bit field
PIn7:0
Bits 0 to 7 of input data for the port.
Table 16.2 PIn register format - 1 register per port
94/123
ST20-GP6
16.1.2 PIO bit configuration register
The PC1 register is used to configure each of the PIO port bits as an input or output. Writing a 0
configures the bit as an input, a 1 configures the bit as an output.
PC1
Bit
PIO port base address + #30
Function
Read/Write
Bit field
7:0
ConfigData7:0
Configures the PIO bit as an input or an output.
input
output
0
1
Table 16.3 PC1 register format
16.1.3 PIO Input compare and Compare mask registers
The Input compare register (PComp) holds the value to which the input data from the PIO ports
pins will be compared. If any of the input bits are different from the corresponding bits in the
PComp register and the corresponding bit position in the PIO Compare mask register (PMask) is
set to 1, then the internal interrupt signal for the port will be set to 1.
The compare function is sensitive to changes in levels on the pins and so the change in state on
the input pin must be greater in duration than the interrupt response time for the compare to be
seen as a valid interrupt by an interrupt service routine.
Note that the compare function is operational in all configurations for a PIO bit including the alter-
nate function modes.
PComp
Bit
PIO base address + #50
Function
Read/Write
Bit field
7:0
PComp7:0
Bit 0 to 7 value to which the input data from the PIO port pins will be
compared.
Table 16.4 PComp register format - 1 register per port
PMask
Bit
PIO base address + #60
Function
Read/Write
Bit field
7:0
PMask7:0
When set to 1, the compare function for the internal interrupt for the port is
enabled. If the respectivebit (0 to 7) of the input is different to the respective
PComp7:0 bit in the PComp register, then an interrupt is generated.
Table 16.5 PMask register format
95/123
ST20-GP6
17 Configuration register ad dresses
This chapter lists all the ST20-GP6 configuration registers and gives the addresses of the registers.
The complete bit format of each of the registers and its functionality is given in the relevant chapter.
The EMI and DCU registers can only be accessed using memory instructions. All other registers
can be accessed and set by the devlw (device load word) and devsw (device store word)
instructions.
Register
Address
Size
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W
EMIConfigData0Bank0
EMIConfigData1Bank0
EMIConfigData2Bank0
EMIConfigData3Bank0
EMIConfigData0Bank1
EMIConfigData1Bank1
EMIConfigData2Bank1
EMIConfigData3Bank1
EMIConfigData0Bank2
EMIConfigData1Bank2
EMIConfigData2Bank2
EMIConfigData3Bank2
EMIConfigData0Bank3
EMIConfigData1Bank3
EMIConfigData2Bank3
EMIConfigData3Bank3
EMIConfigLockBank0
EMIConfigLockBank1
EMIConfigLockBank2
EMIConfigLockBank3
EMIConfigStatus
#00002000
#00002004
#00002008
#0000200C
#00002010
#00002014
#00002018
#0000201C
#00002020
#00002024
#00002028
#0000202C
#00002030
#00002034
#00002038
#0000203C
#00002040
#00002044
#00002048
#0000204C
#00002050
#00003000
#00003004
#00003008
#0000300C
#00003020
#00003024
#0000302C
#00003040
#00003044
1
W
1
W
1
W
8
R
DcuStatus
13
15
24
21
32
32
22
32
32
R
DcuControl
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
DcuSignalling
DcuTIProperties
DcuBP1
DcuBP2
DcuBP1&2Properties
DcuBC3
DcuBC4
Table 17.1 ST20-GP6 configuration register addresses
96/123
ST20-GP6
Register
Address
Size
25
32
32
32
25
32
32
32
27
Read/Write
R/W
R/W
R/W
R
DcuBC3&4Properties
DcuWPLower
DcuWPUpper
#0000304C
#00003060
#00003064
#00003068
#0000306C
#00003080
#00003084
#00003088
#0000308C
DcuWPAddress
DcuWPProperties
DcuJTIptr
R/W
R
DcuJTFrom
R
DcuJTAddress
DcuJTProperties
DcuHostMemViaTAP
R/W
R/W
R/W
#00003800 - 32
#00003FFC
HandlerWptr0
HandlerWptr1
HandlerWptr2
HandlerWptr3
HandlerWptr4
HandlerWptr5
HandlerWptr6
HandlerWptr7
TriggerMode0
TriggerMode1
TriggerMode2
TriggerMode3
TriggerMode4
TriggerMode5
TriggerMode6
TriggerMode7
#20000000
#20000004
#20000008
#2000000C
#20000010
#20000014
#20000018
#2000001C
#20000040
#20000044
#20000048
#2000004C
#20000050
#20000054
#20000058
#2000005C
#20000080
32
32
32
32
32
32
32
32
3
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
3
3
3
3
3
3
3
a
5
Pending
Set_Pending
Clear_Pending
Mask
#20000084
#20000088
#200000C0
#200000C4
#200000C8
#20000100
5
W
5
W
17
17
17
5
R/W
W
Set_Mask
Clear_Mask
W
b
R/W
Exec
Set_Exec
#20000104
#20000108
#20000400
#20000404
5
W
Clear_Exec
LPTimerLS
LPTimerMS
5
W
32
32
R/W
R/W
Table 17.1 ST20-GP6 configuration register addresses
97/123
ST20-GP6
Register
Address
Size
Read/Write
c
#20000408
1
R/W
LPTimerStart
LPAlarmLS
LPAlarmMS
#20000410
#20000414
#20000418
#20000420
#20000500
#20001000
#20001004
#20001008
#2000100C
#20001010
#20001014
#20001018
#2000101C
#20001048
#2000104C
#20001050
#20002000
#20002004
#20002008
32
8
R/W
R/W
R/W
R/W
R
LPAlarmStart
LPSysPll
1
2
SysRatio
6
Int0Priority
Int1Priority
Int2Priority
Int3Priority
Int4Priority
Int5Priority
Int6Priority
Int7Priority
InputInterrupts
IntActiveHigh
IntLPEnable
RTCweeks
3
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
3
3
3
3
3
3
3
18
2
R/W
R/W
R/W
R/W
W
2
16
30
4
RTCmilliseconds
RTCload
RTCstatus
2
R
WDTclearA
WDTclearB
WDTstatus
#20002010
#20002014
#20002018
#20004000
#20004004
#20004008
#2000400C
#20004010
#20004014
#20006000
#20006004
#20006008
#2000600C
#20006010
#20006014
#20008000
#20008004
4
W
4
W
1
R
ASC0BaudRate
ASC0TxBuffer
ASC0RxBuffer
ASC0Control
ASC0IntEnable
ASC0Status
ASC1BaudRate
ASC1TxBuffer
ASC1RxBuffer
ASC1Control
ASC1IntEnable
ASC1Status
P0Out
16
16
16
16
8
R/W
W
R
R/W
R/W
R
8
16
16
16
16
8
R/W
W
R
R/W
R/W
R
8
6
R/W
W
Set_P0Out
6
Table 17.1 ST20-GP6 configuration register addresses
98/123
ST20-GP6
Register
Address
Size
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
7
7
7
7
7
7
7
7
7
7
7
7
19
1
Read/Write
W
Clear_P0Out
P0In
#20008008
#20008010
#20008030
#20008034
#20008038
#20008050
#20008054
#20008058
#20008060
#20008064
#20008068
#2000A000
#2000A004
#2000A008
#2000A010
#2000A030
#2000A034
#2000A038
#2000A050
#2000A054
#2000A058
#2000A060
#2000A064
#2000A068
#2000C000
#2000C004
#2000C008
#2000C00C
#2000C010
#2000C014
#2000C018
#2000C01C
#2000C020
#2000C024
#2000C028
#2000C02C
#2000C040
R
P0C1
R/W
W
Set_P0C1
Clear_P0C1
P0Comp
W
R/W
W
Set_P0Comp
Clear_P0Comp
P0Mask
W
R/W
W
Set_P0Mask
Clear_P0Mask
P1Out
W
R/W
W
Set_P1Out
Clear_P1Out
P1In
W
R
P1C1
R/W
W
Set_P1C1
Clear_P1C1
P1Comp
W
R/W
W
Set_P1Comp
Clear_P1Comp
P1Mask
W
R/W
W
Set_P1Mask
Clear_P1Mask
PRNcode0
PRNcode1
PRNcode2
PRNcode3
PRNcode4
PRNcode5
PRNcode6
PRNcode7
PRNcode8
PRNcode9
PRNcode10
PRNcode11
PRNphase0
PRNphase0WrEn
W
W
W
W
W
W
W
W
W
W
W
W
W
W
R
Table 17.1 ST20-GP6 configuration register addresses
99/123
ST20-GP6
Register
Address
Size
19
1
Read/Write
PRNphase1
#2000C044
W
R
PRNphase1WrEn
PRNphase2
#2000C048
#2000C04C
#2000C050
#2000C054
#2000C058
#2000C05C
#2000C060
#2000C064
#2000C068
#2000C06C
19
1
W
R
PRNphase2WrEn
PRNphase3
19
1
W
R
PRNphase3WrEn
PRNphase4
19
1
W
R
PRNphase4WrEn
PRNphase5
19
1
W
R
PRNphase5WrEn
PRNphase6
19
1
W
R
PRNphase6WrEn
PRNphase7
19
1
W
R
PRNphase7WrEn
PRNphase8
19
1
W
R
PRNphase8WrEn
PRNphase9
19
1
W
R
PRNphase9WrEn
PRNphase10
19
1
W
R
PRNphase10WrEn
PRNphase11
19
1
W
R
PRNphase11WrEn
NCOfrequency0
NCOfrequency1
NCOfrequency2
NCOfrequency3
NCOfrequency4
NCOfrequency5
NCOfrequency6
NCOfrequency7
NCOfrequency8
NCOfrequency9
NCOfrequency10
NCOfrequency11
NCOphase0
#2000C080
#2000C084
#2000C088
#2000C08C
#2000C090
#2000C094
#2000C098
#2000C09C
#2000C0A0
#2000C0A4
#2000C0A8
#2000C0AC
#2000C0C0
#2000C0C4
#2000C0C8
#2000C0CC
18
18
18
18
18
18
18
18
18
18
18
18
7
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
NCO1phase
7
NCOphase2
7
NCOphase3
7
Table 17.1 ST20-GP6 configuration register addresses
100/123
ST20-GP6
Register
Address
Size
7
Read/Write
NCOphase4
NCOphase5
NCOphase6
NCOphase7
NCOphase8
NCOphase9
NCOphase10
NCOphase11
PRNinitialVal0
PRNinitialVal1
DSPControl
#2000C0D0
#2000C0D4
#2000C0D8
#2000C0DC
#2000C0E0
#2000C0E4
#2000C0E8
#2000C0EC
#2000C100
#2000C104
#2000C140
W
W
W
W
W
W
W
W
W
W
W
7
7
7
7
7
7
7
10
10
4
Table 17.1 ST20-GP6 configuration register addresses
a. Set by interrupt trigger. Cleared by interrupt grant.
b. Set by interrupt valid. Cleared by interrupt done.
c. Cleared by a write to LPTimerLS or LPTimerMS register.
101/123
ST20-GP6
18 Electrical specifications
Absolute maximum ratings
Operation beyond the absolute maximum ratings may cause permanent damage to the device.
All voltages are measured referred to GND.
Symbol Parameter
Min
Max
Units Notes
VDD
VDDrtc
Ts
DC power supply
-0.5
-0.5
-55
-40
-20
-0.5
4.5
V
Voltage at RTCVDD pin referred to GND
Storage temperature (ambient)
4.5
V
125
°C
Tj
Temperature under bias (junction)
125
°C
mA
V
1
2
Io
Continuous DC output current from any output pin.
20
Vi
Applied voltage to all functional pins excluding LowPower-
ClockIn, and notRST pins.
VDD + 0.5
Virtc
Vo
Applied voltage to LowPowerClockIn and notRST pins.
Voltage on bi-directional and output pins except notMemCE.
Voltage on the LowPowerClockOsc pin
-0.5
-0.5
-0.5
VDDrtc + 0.5
VDD + 0.5
VDDrtc + 0.5
2.0
V
V
Vortc
PDmax
V
Power dissipation in package
W
Table 18.1 Absolute maximum ratings
Notes
1 For a package junction to case thermal resistance of 14°C/W.
2 For reliability reasons the long-term current from any pin may be limited to a lower value
than stated here.
102/123
ST20-GP6
Operating conditions
Symbol
Parameter
Min
Max
Units
Notes
Ta
Tj
Ambient operating temperature of case
Operating temperature of junction
-40
-40
85
°C
°C
V
125
VDD
1
Vi
Applied voltage to all functional input pins and bidirectional pins 0
excluding LowPowerClockIn and notRST pins.
Virtc
fclk
Cl
Applied voltage to LowPowerClockIn and notRST pins
ClockIn frequency
0
VDDrtc
16.5
50
V
MHz
pF
2
Load capacitance per pin
Table 18.2 Operating conditions
Notes
1 For a package junction to case thermal resistance of 14°C/W.
2 The nominal input clock frequency must be 16.368 MHz for the DSP module to function cor-
rectly with the GPS satellites.
103/123
ST20-GP6
DC specifications
Symbol Parameter
Min
Typical Max
Units Notes
VDD
Positive supply voltage during normal operation.
3.0
3.3
0
3.6
0.3
V
V
VDDoff
Positive supply voltage when deviceis off but real time -0.3
clock is running.
VDDrtc
VDDrtc
Voltage at RTCVDD pin referred to GND.
2.4
3.3
3.3
3.6
3.6
V
V
Normal
operation
Voltage at RTCVDD pin referred to GND.
1.4
VDDoff,
notRST
set to 1
VDDdiff VDD-VDDrtc during normal operation and notRST set -0.6
0
0.6
V
V
V
1
to 1.
a
Vih
Vil
Input logic 1 forCMOS pins (except notRST pin) and 2.0
TTL pins .
VDD + 0.5
b
Input logic 1 for notRST pin.
2.4
VDD + 0.5
Input logic 0 for CMOS pins.
Input logic 0 for TTL pins.
-0.5
-0.5
0.8
0.8
Iin
Input current to input pins.
Off state digital output current.
Output logic 1
-10
-50
2.4
0
10
µA
µA
V
Ioz
50
Vohdc
Voldc
Cin
VDD
0.4
10
2
2
Output logic 0
Input capacitance (input only pins).
4
6
pF
pF
Cout
Output capacitance and capacitance of bidirectional
pins.
15
Pop
Operational power consumption under heavy device
activity. fclk of 16.368 MHz and SpeedSelect set to
PLL operation (x1). No external memory used.
100mW 1W
150mW 1W
3
3
Papp
Operational power consumption under ‘typical’ device
activity. fclk of 16.368 MHz and SpeedSelect set to
PLL operation (x2). External memory used.
Pstby
Prtc
Operational power during stand-by.
10mW
mW
4
5
Operational power for the real time clock and 16K
40µW
µW
RAM, supplied through the RTCVDD pin.
Table 18.3 DC specification
a. CMOS pins: LowPowerClockIn,LowPowerClockOsc, LowPowerStatus, notWdReset, WdEnable, ClockIn,
SpeedSelect0-1, notRST, TriggerOut, TriggerIn, Interrupt0-1, EnableIntROM, BusWidth, TXD0-1, RXD0-1,
PIO0[0-7] and PIO1[0-7], TDI, TMS, TCK, notTRST, TDO, GPSIF.
b. TTL pins: MemAddr1-19, MemData0-15, MemWait,MemReadnotWrite, notMemOE, notMemCE0-3,
notMemBE0-1
104/123
ST20-GP6
Notes
1 This is the static specification to ensure low current.
2 Output load of 2mA on all pins exceptPIO. Output load of 4mA on PIO.
3 Excludes power used to drive external loads. Includes operation of the 32 KHz watch crys-
tal oscillator.
4 Device operation suspended by use of the low power controller with VDD and RTCVDD
within specification. Frequency of system clock (fclk) is 16.368 MHz and frequency of low
power clock is 32768 Hz.
5 With RTCVDD at 2.4 V and VDD at 0 V. All inputs static except LowPowerClockIn and
LowPowerClockOsc, frequency of low power clock 32768 Hz. All other inputs must be in
the range -0.1 to 0.1 V.
Analogue specifications
LowPowerClockIn and LowPowerClockOsc analogue pins are dedicated low power pins and
should only be connected as in Figure 13.1 on page 74. Due to their high impedance, they must
not be monitored or loaded by test equipment.
AC specifications
Symbol Parameter
Min
Typical Max
100 ms
Units
Notes
tvddr
Rise time of VDD during power up (measured 5 ns
1, 2
between 0.3 V and 2.7 V).
tvddf
Fall time of VDD during power down (measured 5 ns
100 ms
1, 2
between 2.7 V and 0.3 V).
Table 18.4 AC Specification
Notes
1 The maximum is only a guideline to ensure a low current consumption during the change in
VDD.
2 The transition need not be monotonic, providing that the notRST pin is forced low during
the whole period while the main VDD voltage is not within limits set in the DC operating
conditions.
105/123
ST20-GP6
19 GPS Performance
This chapter details the performance of a ST20-GP6 based GPS receiver.
Note that the performance is dependent on the quality of the user radio, antenna and software
used to track the signal and to calculate the resultant position.
19.1 Accuracy
19.1.1 Benign site
The accuracy performance of a GPS receiver is dependent on external factors, in particular the
deliberate degradation of the signal by the US DoD, known as Selective Availability (SA). This
results in an error specification of 100m.
If signal errors are corrected by differential GPS, the ST20-GP6 can achieve better than 1m
accuracy with 1-second rate corrections. Note that the ST20-GP6 supports the RTCA-SC159
provided corrections with no additional hardware.
For surveying use, the resolution of the counters used in the phase/frequency tracking allows
resolution down to 1mm.
Accuracy
Stand alone
with Selective Availability
without Selective Availability
< 100m
< 30m
Differential
< 1m
Surveying
< 1cm
Table 19.1 Accuracy performance
19.1.2 Under harsh conditions
Under harsh conditions, accuracy degrades due to:
•
•
•
noise on the weakened signal
reflected signals from buildings and cliffs
obstruction of satellites
The ST20-GP6 pays a 2 dB signal/noise ratio penalty by using 1-bit signal coding, there are then
no further losses in the signal processing hardware. The fast sampling rate, with both in-phase and
quadrature channels, results in the subsequent processing being 11 dB better, on a signal to noise
ratio, than earlier systems that sample at 2 MHz. Thus there is a 9 dB overall improvement.
106/123
ST20-GP6
19.2 Time to first fix
Time to
fir st fix
Condition
Receiver situation
autonomous
start
the receiver has no estimate of time/date/position and no recent almanac
90s
cold start
the receiver has estimated time/date/position and almanac
45s
7s
warm start
the receiver has estimated time/date/position and almanac and still valid ephemeris
data
obscuration
the receiver has precise time (to µs level) as its calibrated clock is not stopped
1s
Table 19.2 Time to first fix
107/123
ST20-GP6
20 Timing specifications
20.1 EMI timings
The ‘Reference Clock’ used in the EMI timings is a virtual clock and is defined as the point at which
all EMI strobe and address outputs programmed to change at the start of a memory cycle have
become valid. This is designed to remove process dependent skews from the datasheet descrip-
tion and highlight the dominant influence of address and strobe timings on memory system design.
Symbol Parameter
Min
-9
Max
Units Notes
tCHAV
tCLSV
tCHSV
tRDVCH
Reference clock high to Address valid
0
3
0
ns
Reference clock low to Strobe valid
Reference clock high to Strobe valid
Read Data valid to Reference clock high
-11
-9
ns
ns
ns
ns
ns
ns
ns
ns
1
2
2
10
0
tCHRDX Read Data hold after Reference clock high
Read Data hold after Strobe valid
tCHWDV Reference clock high to Write Data valid
tSVRDX
0
2
tWVCH
tCHWX
MemWait valid to Reference clock high
MemWait hold after Reference clock high
20
0
Table 20.1 EMI cycle timings
Notes:
1
MemReadnotWrite strobe — not applicable as it does not change state mid cycle.
2 Timed relative to the end of the access cycle. There could be many clocks in the access
cycle, and the strobes maybe programmed to go inactive at a previous clock cycle.
108/123
ST20-GP6
Reference clock
MemAddr1-19
tCHAV
tCHSV
tCLSV
notMemCE0-3
notMemOE0
notMemBE0-1
MemReadnotWrite
tSVRDX
tCHRDX
tRDVCH
MemData0-15
(Read)
tCHWDV
MemData0-15
(Write)
tWVCH
tCHWX
MemWait
Figure 20.1 EMI timings
109/123
ST20-GP6
20.2 Reset timings
Symbol
Parameter
notRST pulse width low with a stable VDD
Min Nom Max
Units
Notes
tRSTHRSTL
8
ClockIn
Table 20.2 Reset timings
tRSTHRSTL
notRST
VDD
3.3
3.0
0
notRST
VDD
3.3
3.0
0
≥ 3 LowPowerClockIn cycles
≥ 8 LowPowerClockIn cycles
or 10 ms
Figure 20.2 Reset timings
110/123
ST20-GP6
20.3 PIO timings
Reference clock in this case means the last transition of any PIO signal.
Symbol Parameter
Min
-2
Max
0
Units Note
tPCHPOV PIO_refclock high to PIO output valid
ns
ns
ns
t
Output rise time
Output fall time
7
30
1
1
IOr
t
7
30
IOf
Table 20.3 PIO timings
Notes:
1 Load = 50pf
PIO Reference Clock
tPCHPOV
V
PIOout
PIOout
Figure 20.3 PIO timings
111/123
ST20-GP6
20.4 ClockIn timings
Symbol
tDCLDCH
tDCHDCL
tDCr
Parameter
Min
20
Nom
Max
40
Units Notes
ClockIn pulse width low for PLL operation
ClockIn pulse width high for PLL operation
ClockIn rise time for PLL operation
ClockIn fall time for PLL operation
GPSIF valid before clock rising edge
GPSIF valid after clock rising edge
ns
ns
ns
ns
ns
ns
1, 2
1, 2
1
20
40
20
tDCf
20
1
tGDVCH
tCHGDX
20
10
Notes
1 Clock transitions must be monotonic within the range VIH to VIL (see Electrical Specifica-
tions Chapter 18 on page 102).
2 In TimesOneMode, excursions from a 50/50 mark-space ratio will map directly into EMI
phases which will then not be of equal duration.
Table 20.4 ClockIn timings
GPSIF
tGDVCH tCHGDX
2.0V
1.5V
0.8V
tDCLDCH
tDCHDCL
90%
10%
90%
10%
tDCf
tDCr
Figure 20.4 ClockIn timings
20.4.1 ClockIn frequency
Nominal ClockIn frequency is 16.36800 Mhz ±50 ppm tolerance. This tolerance relates to the GPS
system requirements and not for the device to function.
112/123
ST20-GP6
20.5 JTAG IEEE 1149.1 timings
The IEEE 1149.1 TAP will function at 5 MHz TCK with the following timings. All other electrical
characteristics of the TAP pins are as defined in the Electrical Specifications chapter.
Symbol
Tsetup
Thold
Parameter
Min Nom Max
Units
ns
Set-up time
Hold time
10
10
50
ns
Tprop
Propagation delay
ns
Table 20.5 IEEE 1149.1 TAP timings
TCK
1.5V
1.5V
Input signal
Tsetup
Thold
1.5V
1.5V
TCK
Output signal
Tprop
Figure 20.5 IEEE 1149.1 TAP timings
113/123
ST20-GP6
21 Pin list
Signals names are prefixed by not if they are active low, otherwise they are active high.
Supplies
Pin
In/Out
Function
VDD
Power supply
GND
Ground
RTCVDD
Real time clock and battery-backed SRAM supply
Table 21.1 ST20-GP6 supply pins
Interrupts
Pin
In/Out
Function
Interrupt0-1
in
Interrupts
Table 21.2 ST20-GP6 interrupt pins
Memory
Pin
In/Out
out
Function
MemAddr1-19
MemData0-15
Address bus
in/out
Data bus. Data0 is the least significant bit (LSB) and
Data15 is the most significant bit (MSB).
MemWait
in
Memory cycle extender
MemReadnotWrite
notMemOE
out
out
out
out
in
Indicates if current access is a read or a write
Output enable strobe
notMemCE0-3
notMemBE0-1
BusWidth
Chip enable strobes – one per bank
Used as byte enable, or MemAddr0 on 8-bit bus
Selects 8 or 16-bit bus at reset
Table 21.3 ST20-GP6 memory pins
Low power controller and real time clock
Pin
In/Out
in
Function
LowPowerClockIn
LowPowerClockOsc
LowPowerStatus
notWdReset
WdEnable
Low power input clock
Low power clock oscillator
Low power status
in/out
out
out
Watchdog timer reset
Watchdog timer enable
in
Table 21.4 ST20-GP6 low power controller and real time clock pins
114/123
ST20-GP6
System services
Pin
In/Out
in
Function
ClockIn
System input clock
Speed selectors
Reset
SpeedSelect0-1
notRST
in
in
TriggerOut
TriggerIn
out
in
Trigger output from DCU
Trigger input to DCU
Table 21.5 ST20-GP6 system services pins
UART
Pin
In/Out
out
Function
TXD0-1
RXD0-1
UART serial data output
UART serial data input
in
Table 21.6 ST20-GP6 UART pins
Parallel IO
Pin
In/Out
in/out
in/out
Function
PIO port 0
PIO port 1
PIO0[0-7]
PIO1[0-7]
Table 21.7 ST20-GP6 parallel IO pins
Test access port
Pin
In/Out
in
Function
TDI
Test data input
Test mode select
Test clock
TMS
TCK
in
in
notTRST
TDO
in
Test logic reset
Test data output
out
Table 21.8 ST20-GP6 parallel IO pins
Application specific
Pin
In/Out
Function
GPSIF
in
GPS IF input
Table 21.9 ST20-GP6 application specific pins
Miscellaneous
Pin
In/Out
Function
ConnectToGND
Must be connected to GND
Table 21.10 ST20-GP6 miscellaneous pins
115/123
ST20-GP6
22 Package specifications
The ST20-GP6 is available in a 100 pin plastic quad flat pack (PQFP) package.
22.1 ST20-GP6 package pinout
Pin Pin name
I/O
I/O
I/O
I/O
I/O
I/O
1
PIO1<0>
2
PIO1<1>
3
PIO1<2>
4
PIO1<3>
5
PIO1<4>
6
VDD
7
PIO1<5>
I/O
I/O
I/O
8
PIO1<6>
9
PIO1<7>
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
GND
SpeedSelect1
SpeedSelect0
WdEnable
notWdReset
LowPowerStatus
RTCVDD
I
I
I
O
O
LowPowerClockOsc
LowPowerClockIn
notRST
I/O
I/O
I
I
ConnectToGND
BusWidth
I
notMemCE<0>
VDD
O
notMemCE<1>
notMemCE<2>
notMemCE<3>
GND
O
O
O
notMemOE
memReadnotWrite
memWait
O
O
I
Table 22.1 ST20-GP6 package pinout
116/123
ST20-GP6
Pin Pin name
memAddr<19>
I/O
O
O
O
O
O
O
O
O
O
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
memAddr<18>
memAddr<17>
memAddr<16>
memAddr<15>
memAddr<14>
memAddr<13>
memAddr<12>
memAddr<11>
VDD
GND
memAddr<10>
memAddr<9>
memAddr<8>
memAddr<7>
memAddr<6>
memAddr<5>
memAddr<4>
memAddr<3>
memAddr<2>
memAddr<1>
notMemBE<1>
notMemBE<0>
memData<15>
memData<14>
VDD
O
O
O
O
O
O
O
O
O
O
O
O
I/O
I/O
memData<13>
memData<12>
memData<11>
GND
I/O
I/O
I/O
memData<10>
memData<9>
memData<8>
memData<7>
memData<6>
I/O
I/O
I/O
I/O
I/O
Table 22.1 ST20-GP6 package pinout
117/123
ST20-GP6
Pin Pin name
memData<5>
I/O
I/O
I/O
I/O
I/O
I/O
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
memData<4>
memData<3>
memData<2>
memData<1>
VDD
memData<0>
notTRST
TCLK
I/O
I
I
GND
TMS
I
TDI
I
TDO
O
TriggerIn
TriggerOut
PIO0<0>
PIO0<1>
PIO0<2>
PIO0<3>
PIO0<4>
PIO0<5>
PIO0<6>
PIO0<7>
clockIn
I
O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
VDD
GND
GPSIF
I
I
Interrupt<1>
Interrupt<0>
RXD<0>
TXD<0>
RXD<1>
TXD<1>
VDD
I
I
O
I
O
100 GND
Table 22.1 ST20-GP6 package pinout
118/123
ST20-GP6
22.2 100 pin PQFP package dimensions
REF.
CONTROL DIM. mm
ALTERNATIVE DIM. INCHES
NOTES
min
-
nom
max
3.400
-
min
nom
max
0.134
-
A
A1
A2
B
-
-
-
0.100
2.540
0.220
0.130
-
0.004
0.096
0.009
0.005
0.904
0.783
-
-
2.800
3.050
0.380
0.230
24.150
20.100
-
0.110
-
0.120
0.015
0.009
0.951
0.791
-
-
-
C
-
D
22.950
-
-
D1
D3
E
19.900
20.000
18.850
-
0.787
0.742
-
-
REF
16.950
18.150
14.100
-
0.667
0.547
-
0.715
0.555
-
E1
E3
e
13.900
14.000
12.350
0.650
-
0.551
0.486
0.026
-
-
REF
BSC
-
-
-
-
G
-
0.100
7°
-
0.004
7°
K
0°
-
0°
-
L
0.650
0.800
0.580
0.830
0.950
-
0.026
-
0.031
0.23
0.033
0.037
-
Zd
Ze
-
-
REF
REF
-
-
-
Notes
1 Lead finish to be 60 Sn/40 Pb solder plate.
2 Maximum lead displacement from the notional centre line will be no greater than
±0.125 mm.
Table 22.2 100 pin PQFP package dimensions
119/123
ST20-GP6
Figure 22.1 100 pin PQFP package dimensions
120/123
ST20-GP6
23 Test access port
The ST20-GP6 Test Access Port (TAP) conforms to IEEE standard 1149.1.
The TAP consists of five pins: TMS, TCK, TDI, TDO and notTRST.
The instruction register is 5 bits long, with no parity, and the pattern “00001” is loaded into the reg-
ister during the Capture-IR state.
There are four defined public instructions, see Table 23.1. All other instruction codes are reserved.
a
Instruction
EXTEST
Selected register
Boundary-Scan
Identification
Boundary-Scan
Bypass
Instruction code
0
0
0
1
0
0
0
1
0
0
0
1
0
1
1
1
0
0
1
1
IDCODE
SAMPLE/PRELOAD
BYPASS
Table 23.1 Instruction codes
a. MSB ... LSB; LSB closest to TDO.
There are three test data registers; Bypass, Boundary-Scan and Identification. These registers
operate according to 1149.1. The Boundary-Scan register is not supported on the ST20-GP6.
121/123
ST20-GP6
24 Device ID
The identification code forthe ST20-GP6 is #m5196041, where m is a manufacturing revision num-
ber reserved by STMicroelectronics. See Table 24.1.
bit 31
bit 0
ST20
family
STMicroelectronics
manufacturers id
a
Mask rev
Variant
reserved 0 1 0 1 0 0 0 1 1 0 0 1 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 1
5
1
9
6
0
4
1
Table 24.1 Identification code
a. Defined as 1 in IEEE 1149.1 standard.
The identification code is returned by the ldprodid instruction, see Table 7.4 on page 42.
25 Ordering information
Device
Package
ST20GP6X33S
100 pin plastic quad flat pack (PQFP)
Table 25.1 Ordering information
For further information contact your local STMicroelectronics sales office.
122/123
ST20-GP6
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use
of such information nor for any infringement of patents or other rightsof third parties which may resultfrom its use. No license is granted by implication
or otherwise under any patent or patentrights ofSTMicroelectronics. Specifications mentioned in this publication are subject to change without notice.
This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical
components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
1998 STMicroelectronics - All Rights Reserved
http://www.st.com
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
123/123
相关型号：
©2020 ICPDF网 联系我们和版权申明