M74HC75 [STMICROELECTRONICS]

4 BIT D TYPE LATCH; 4位D型锁存器
M74HC75
型号: M74HC75
厂家: ST    ST
描述:

4 BIT D TYPE LATCH
4位D型锁存器

锁存器
文件: 总9页 (文件大小:240K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
M54HC75  
M74HC75  
4 BIT D TYPE LATCH  
.
.
.
.
.
.
.
.
HIGH SPEED  
tPD = 10 ns (TYP.) AT VCC = 5 V  
LOW POWER DISSIPATION  
ICC = 2 µA (MAX.) AT TA = 25 °C  
HIGH NOISE IMMUNITY  
VNIH = VNIL = 28 % VCC (MIN.)  
OUTPUT DRIVE CAPABILITY  
10 LSTTL LOADS  
B1R  
(Plastic Package)  
F1R  
(Ceramic Package)  
SYMMETRICAL OUTPUT IMPEDANCE  
IOH = IOL = 4 mA (MIN.)  
BALANCED PROPAGATION DELAYS  
tPLH = tPHL  
WIDE OPERATING VOLTAGE RANGE  
VCC = (OPR) = 2 V TO 6 V  
PIN AND FUNCTION COMPATIBLE WITH  
54/74LS75  
M1R  
(Micro Package)  
C1R  
(Chip Carrier)  
ORDER CODES :  
M54HC75F1R  
M74HC75B1R  
M74HC75M1R  
M74HC75C1R  
DESCRIPTION  
The M54/74HC75 is a high speed CMOS 4-BIT D-  
TYPELATCH fabricated in silicon gate C2MOStech-  
nology. It has the same high speed performance of  
LSTTL combined with true CMOS low power con-  
sumption. It contains two groups of 2-bit latches con-  
trolled by anenable input (G12 or G34). These two  
latch groups can be used in different circuits. Each  
latch has Q and Q outputs (1Q - 4Q and 1Q - 4Q).  
The data applied to the data input is transfered to the  
Q and Q outputs when the enable input is taken high  
and the outputs will follow the data input as long as  
the enable input is kept high. When the enable input  
is taken low, the information data applied to the data  
input is retained at the outputs. All inputs are  
equipped with protection circuits against static dis-  
charge and transient excess voltage.  
PIN CONNECTIONS (top view)  
INPUT AND OUTPUT EQUIVALENT CIRCUIT  
NC =  
No Internal  
Connection  
December 1992  
1/9  
M54/M74HC75  
TRUTH TABLE  
INPUTS  
IEC LOGIC SYMBOL  
OUTPUTS  
FUNCTION  
D
L
G
H
H
L
Q
L
Q
H
H
X
H
L
Qn  
Qn  
LATCH  
PIN DESCRIPTION  
PIN No  
1, 14, 11, 8  
SYMBOL  
1Q to 4Q  
NAME AND FUNCTION  
Complementary Latch  
Outputs  
2, 3, 6, 7  
4
1D to 4D  
G3 4  
Data Inputs  
Latch Enable Input,  
latches 3 and 4  
13  
G1 2  
Latch Enable Input,  
latches 1 and 2  
16, 15, 10, 9 1Q to 4Q  
Latch Outputs  
12  
5
GND  
VCC  
Ground (0V)  
Positive Supply Voltage  
SCHEMATIC CIRCUIT  
ABSOLUTE MAXIMUM RATINGS  
Symbol  
VCC  
VI  
Parameter  
Value  
Unit  
V
Supply Voltage  
-0.5 to +7  
-0.5 to VCC + 0.5  
-0.5 to VCC + 0.5  
± 20  
DC Input Voltage  
V
VO  
DC Output Voltage  
V
IIK  
DC Input Diode Current  
DC Output Diode Current  
DC Output Source Sink Current Per Output Pin  
mA  
mA  
mA  
mA  
mW  
oC  
IOK  
± 20  
IO  
± 25  
ICC or IGND DC VCC or Ground Current  
± 50  
PD  
Tstg  
TL  
Power Dissipation  
500 (*)  
Storage Temperature  
Lead Temperature (10 sec)  
-65 to +150  
300  
oC  
Absolute MaximumRatingsare those values beyond whichdamage tothe device may occur. Functional operation under these condition isnotimplied.  
(*) 500 mW: 65 oC derate to 300 mW by 10mW/oC: 65 oC to 85 oC  
2/9  
M54/M74HC75  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
VCC  
VI  
Parameter  
Value  
2 to 6  
Unit  
V
Supply Voltage  
Input Voltage  
Output Voltage  
0 to VCC  
0 to VCC  
V
VO  
V
Top  
Operating Temperature: M54HC Series  
M74HC Series  
-55 to +125  
-40 to +85  
oC  
oC  
tr, tf  
Input Rise and Fall Time  
VCC = 2 V  
VCC = 4.5 V  
VCC = 6 V  
0 to 1000  
0 to 500  
0 to 400  
ns  
DC SPECIFICATIONS  
Test Conditions  
VCC  
Value  
-40 to 85 oC -55 to 125 oC  
74HC 54HC  
TA = 25 oC  
54HC and 74HC  
Symbol  
Parameter  
Unit  
(V)  
Min. Typ. Max. Min. Max. Min. Max.  
VIH  
High Level Input  
Voltage  
2.0  
4.5  
6.0  
2.0  
4.5  
6.0  
2.0  
4.5  
6.0  
4.5  
6.0  
1.5  
3.15  
4.2  
1.5  
3.15  
4.2  
1.5  
3.15  
4.2  
V
V
VIL  
Low Level Input  
Voltage  
0.5  
1.35  
1.8  
0.5  
1.35  
1.8  
0.5  
1.35  
1.8  
VOH  
High Level  
Output Voltage  
1.9  
4.4  
5.9  
2.0  
4.5  
6.0  
1.9  
4.4  
1.9  
4.4  
VI =  
VIH  
or  
IO=-20 µA  
V
V
5.9  
5.9  
VIL  
IO=-4.0 mA 4.18 4.31  
4.13  
5.63  
4.10  
5.60  
IO=-5.2 mA 5.68  
5.8  
0.0  
0.0  
0.0  
VOL  
Low Level Output 2.0  
Voltage  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
VI =  
VIH  
or  
IO= 20 µA  
4.5  
6.0  
4.5  
6.0  
0.1  
0.1  
VIL  
IO= 4.0 mA  
IO= 5.2 mA  
0.17 0.26  
0.18 0.26  
±0.1  
0.33  
0.33  
±1  
0.40  
0.40  
±1  
II  
Input Leakage  
6.0  
VI = VCC or GND  
µA  
µA  
Current  
ICC  
Quiescent Supply 6.0 VI = VCC or GND  
Current  
2
20  
40  
3/9  
M54/M74HC75  
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)  
Test Conditions  
Value  
TA = 25 oC  
54HC and 74HC  
-40 to 85 oC -55 to 125 oC  
Symbol  
Parameter  
Unit  
VCC  
(V)  
74HC  
54HC  
Min. Typ. Max. Min. Max. Min. Max.  
tTLH  
tTHL  
Output Transition  
Time  
2.0  
4.5  
6.0  
2.0  
4.5  
6.0  
2.0  
4.5  
6.0  
2.0  
4.5  
6.0  
2.0  
4.5  
6.0  
2.0  
4.5  
6.0  
25  
7
75  
15  
13  
110  
22  
19  
125  
25  
21  
75  
15  
13  
50  
10  
9
95  
19  
16  
140  
28  
24  
155  
31  
26  
95  
19  
16  
65  
13  
11  
30  
6
110  
22  
19  
165  
33  
28  
190  
38  
32  
110  
22  
19  
75  
15  
13  
40  
8
ns  
ns  
ns  
ns  
ns  
ns  
6
tPLH  
tPHL  
Propagation  
Delay Time  
(DATA-Q)  
36  
12  
10  
40  
13  
11  
18  
6
tPLH  
tPHL  
Propagation  
Delay Time  
(G-Q)  
tW(H)  
Minimum Pulse  
Width (G)  
6
ts  
Minimum Set-up  
Time  
th  
Minimum Hold  
Time  
25  
5
4
5
7
CIN  
Input Capacitance  
5
10  
10  
10  
pF  
pF  
CPD (*) Power Dissipation  
Capacitance  
30  
(*) CPD isdefined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load.  
(Refer to Test Circuit). Average operting current can be obtained by the followingequation. ICC(opr) = CPD VCC fIN + ICC  
SWITCHING CHARACTERISTICS TEST  
WAVEFORM  
TEST CIRCUIT ICC (Opr)  
* INPUT WAVEFORM IS THE SAVE AS THAT IN CASE OF  
SWITCHINGCHARACTERISTICSTEST.  
4/9  
M54/M74HC75  
Plastic DIP16 (0.25) MECHANICAL DATA  
mm  
inch  
TYP.  
DIM.  
MIN.  
0.51  
0.77  
TYP.  
MAX.  
MIN.  
0.020  
0.030  
MAX.  
a1  
B
b
1.65  
0.065  
0.5  
0.020  
0.010  
b1  
D
E
e
0.25  
20  
0.787  
8.5  
2.54  
17.78  
0.335  
0.100  
0.700  
e3  
F
7.1  
5.1  
0.280  
0.201  
I
L
3.3  
0.130  
Z
1.27  
0.050  
P001C  
5/9  
M54/M74HC75  
Ceramic DIP16/1 MECHANICAL DATA  
mm  
inch  
TYP.  
DIM.  
MIN.  
TYP.  
MAX.  
20  
MIN.  
MAX.  
0.787  
0.276  
A
B
7
D
E
3.3  
0.130  
0.700  
0.38  
0.015  
e3  
F
17.78  
2.29  
0.4  
2.79  
0.55  
1.52  
0.31  
1.27  
10.3  
8.05  
5.08  
0.090  
0.016  
0.046  
0.009  
0.020  
0.110  
0.022  
0.060  
0.012  
0.050  
0.406  
0.317  
0.200  
G
H
L
1.17  
0.22  
0.51  
M
N
P
7.8  
0.307  
Q
P053D  
6/9  
M54/M74HC75  
SO16 (Narrow) MECHANICAL DATA  
mm  
inch  
TYP.  
DIM.  
MIN.  
TYP.  
MAX.  
1.75  
0.2  
MIN.  
MAX.  
0.068  
0.007  
0.064  
0.018  
0.010  
A
a1  
a2  
b
0.1  
0.004  
1.65  
0.46  
0.25  
0.35  
0.19  
0.013  
0.007  
b1  
C
0.5  
0.019  
c1  
D
45° (typ.)  
9.8  
5.8  
10  
0.385  
0.228  
0.393  
0.244  
E
6.2  
e
1.27  
8.89  
0.050  
0.350  
e3  
F
3.8  
4.6  
0.5  
4.0  
5.3  
0.149  
0.181  
0.019  
0.157  
0.208  
0.050  
0.024  
G
L
1.27  
0.62  
M
S
8° (max.)  
P013H  
7/9  
M54/M74HC75  
PLCC20 MECHANICAL DATA  
mm  
inch  
TYP.  
DIM.  
MIN.  
9.78  
8.89  
4.2  
TYP.  
MAX.  
10.03  
9.04  
MIN.  
0.385  
0.350  
0.165  
MAX.  
0.395  
0.356  
0.180  
A
B
D
4.57  
d1  
d2  
E
2.54  
0.56  
0.100  
0.022  
7.37  
8.38  
0.290  
0.330  
0.004  
e
1.27  
5.08  
0.38  
0.050  
0.200  
0.015  
e3  
F
G
0.101  
M
M1  
1.27  
1.14  
0.050  
0.045  
P027A  
8/9  
M54/M74HC75  
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the  
consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No  
license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specificationsmentioned  
in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.  
SGS-THOMSON Microelectronicsproductsare notauthorized foruse ascritical componentsin life support devices or systems without express  
written approval of SGS-THOMSON Microelectonics.  
1994 SGS-THOMSON Microelectronics - All Rights Reserved  
SGS-THOMSON Microelectronics GROUP OF COMPANIES  
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A  
9/9  

相关型号:

M74HC75-1

4 BIT D TYPE LATCH
STMICROELECTR

M74HC75B1N

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16
STMICROELECTR

M74HC75B1R

4 BIT D TYPE LATCH
STMICROELECTR

M74HC75C1

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PQCC20, PLASTIC, LCC-20
STMICROELECTR

M74HC75C1R

4 BIT D TYPE LATCH
STMICROELECTR

M74HC75F1

HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16, FRIT SEALED, CERAMIC, DIP-16
STMICROELECTR

M74HC75M1R

4 BIT D TYPE LATCH
STMICROELECTR

M74HC75RM13TR

4 BIT D TYPE LATCH
STMICROELECTR

M74HC75TTR

4 BIT D TYPE LATCH
STMICROELECTR

M74HC76

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
STMICROELECTR

M74HC76-1

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
STMICROELECTR

M74HC7640

OCTAL BUS TRANSCEIVER (3-STATE):HC7645 NONINVERTING HC7640 INVERTING ,HC7643 INVERTING/NONINVERTING
STMICROELECTR