M41T0DW6 [STMICROELECTRONICS]
0 TIMER(S), REAL TIME CLOCK, PDSO8, TSSOP-8;型号: | M41T0DW6 |
厂家: | ST |
描述: | 0 TIMER(S), REAL TIME CLOCK, PDSO8, TSSOP-8 时钟 光电二极管 外围集成电路 |
文件: | 总19页 (文件大小:112K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
M41T0
SERIAL REAL-TIME CLOCK
PRELIMINARY DATA
FEATURES SUMMARY
■ 2.0 TO 5.5V CLOCK OPERATING VOLTAGE
Figure 1. 8-pin SOIC Packages
■ COUNTERS FOR SECONDS, MINUTES,
HOURS, DAY, DATE, MONTH, YEARS, and
CENTURY
8
1
■ YEAR 2000 COMPLIANT
2
SO8 (M)
■ I C BUS COMPATIBLE (400kHz)
■ LOW OPERATING CURRENT OF 130µA
■ OPERATING TEMPERATURE OF –40 TO
85°C
■ AUTOMATIC LEAP YEAR COMPENSATION
TSSOP8 (DW)
169mil width
■ SPECIAL SOFTWARE PROGRAMMABLE
OUTPUT
■ OSCILLATOR STOP DETECTION
November 2002
1/19
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
M41T0
TABLE OF CONTENTS
SUMMARY DESCRIPTION. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Logic Diagram (Figure 2.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
SOIC Connections (Figure 3.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Signal Names (Table 1.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Block Diagram (Figure 4.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Absolute Maximum Ratings (Table 2.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
DC AND AC PARAMETERS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Operating and AC Measurement Conditions (Table 3.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
AC Testing Input/Output Waveform (Figure 5.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Capacitance (Table 4.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
DC Characteristics (Table 5.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Crystal Electrical Characteristics (Table 6.). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
OPERATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2-Wire Bus Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Serial Bus Data Transfer Sequence (Figure 6.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Acknowledgement Sequence (Figure 7.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Bus Timing Requirements Sequence (Figure 8.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
AC Characteristics (Table 7.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
READ Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
WRITE Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Slave Address Location (Figure 9.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
READ Mode Sequence (Figure 10.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Alternate READ Mode Sequence (Figure 11.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
WRITE Mode Sequence (Figure 12.) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
CLOCK OPERATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Output Driver Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Oscillator Stop Detection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Initial Power-on Defaults . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Register Map (Table 8.). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
PACKAGE MECHANICAL INFORMATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
REVISION HISTORY. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2/19
M41T0
SUMMARY DESCRIPTION
®
The M41T0 TIMEKEEPER RAM is a low power
Serial TIMEKEEPER with a built-in 32.768kHz os-
cillator (external crystal controlled). Eight registers
are used for the clock/calendar function and are
configured in binary coded decimal (BCD) format.
Addresses and data are transferred serially via a
two-line bi-directional bus. The built-in address
register is incremented automatically after each
WRITE or READ data byte.
The M41T0 is supplied in 8 lead Plastic Small Out-
line package.
Figure 2. Logic Diagram
Table 1. Signal Names
OSCI
OCSO
OUT
SDA
Oscillator Input
V
CC
Oscillator Output
Output Driver (Open Drain)
Serial Data Address Input / Output
Serial Clock
OSCO
SDA
OSCI
SCL
M41T0
SCL
OUT
(1)
No Function
NF
V
Supply Voltage
Ground
CC
V
V
SS
SS
AI07028
Note: 1. NF pin must be tied to V
.
SS
Figure 3. SOIC Connections
M41T0
OSCI
1
2
3
4
8
7
6
5
V
CC
OSCO
OUT
SCL
SDA
(1)
NF
V
SS
AI07029
Note: 1. NF pin must be tied to V
.
SS
3/19
M41T0
Figure 4. Block Diagram
1 Hz
OSCI
SECONDS
MINUTES
CENTURY/HOURS
DAY
OSCILLATOR
32.768 kHz
DIVIDER
OSCO
OUT
CONTROL
LOGIC
V
CC
V
SS
DATE
MONTH
SCL
SDA
SERIAL
BUS
INTERFACE
YEAR
ADDRESS
REGISTER
CONTROL
AI07030
4/19
M41T0
MAXIMUM RATING
Stressing the device above the rating listed in the
“Absolute Maximum Ratings” table may cause
permanent damage to the device. These are
stress ratings only and operation of the device at
these or any other conditions above those indicat-
ed in the Operating sections of this specification is
not implied. Exposure to Absolute Maximum Rat-
ing conditions for extended periods may affect de-
vice
reliability.
Refer
also
to
the
STMicroelectronics SURE Program and other rel-
evant quality documents.
Table 2. Absolute Maximum Ratings
Symbol
Parameter
Value
Unit
T
A
Ambient Operating Temperature
–40 to 85
°C
(1)
Storage Temperature (V Off, Oscillator Off)
–55 to 125
–0.3 to 7
–0.3 to 7
20
°C
V
T
CC
STG
V
Input or Output Voltages
Supply Voltage
IO
V
V
CC
I
O
Output Current
mA
W
P
Power Dissipation
0.25
D
Note: 1. Reflow at peak temperature of 215°C to 225°C for < 60 seconds (total thermal budget not to exceed 180°C for between 90 and 120
seconds).
CAUTION: Negative undershoots below –0.3V are not allowed on any pin while in the Battery Back-up mode.
5/19
M41T0
DC AND AC PARAMETERS
This section summarizes the operating and mea-
surement conditions, as well as the DC and AC
characteristics of the device. The parameters in
the following DC and AC Characteristic tables are
derived from tests performed under the Measure-
ment Conditions listed in the relevant tables. De-
signers should check that the operating conditions
in their projects match the measurement condi-
tions when using the quoted parameters.
Table 3. Operating and AC Measurement Conditions
Parameter
M41T0
2.0 to 5.5
–40 to 85
100
Unit
V
Supply Voltage (V
)
CC
Ambient Operating Temperature (T )
°C
pF
ns
V
A
Load Capacitance (C )
L
Input Rise and Fall Times
Input Pulse Voltages
≤ 5
0.2V to 0.8V
CC
CC
CC
0.3V to 0.7V
Input and Output Timing Ref. Voltages
V
CC
Note: Output Hi-Z is defined as the point where data is no longer driven.
Figure 5. AC Testing Input/Output Waveform
0.8V
CC
0.7V
CC
0.3V
CC
0.2V
CC
AI02568
Table 4. Capacitance
(1,2)
Symbol
Min
Max
7
Unit
Parameter
Input Capacitance (SCL)
C
pF
pF
ns
IN
(3)
Output Capacitance (SDA, OUT)
10
50
C
OUT
t
Low-pass filter input time constant (SDA and SCL)
LP
Note: 1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.
2. At 25°C, f = 1MHz.
3. Outputs deselected.
6/19
M41T0
Table 5. DC Characteristics
(1)
Sym
Parameter
Input Leakage Current
Output Leakage Current
Min
Typ
Max
Unit
Test Condition
I
LI
0V ≤ V ≤ V
±1
±1
µA
µA
µA
µA
µA
IN
CC
I
LO
0V ≤ V
≤ V
OUT CC
3.0V
5.5V
3.0V
5.5V
35
130
0.9
55
I
Supply Current
Frequency (SCL) = 400kHz
CC1
200
1.2
All inputs = V – 0.2V
CC
(2)
Supply Current (Standby)
I
CC2
Frequency (SCL) = 0Hz
31
V
0.3 V
Input Low Voltage
Input High Voltage
Output Low Voltage
–0.3
V
V
V
V
IL
CC
V
+
CC
V
IH
0.7 V
CC
0.3
I
= 3mA
0.4
0.4
OL
V
OL
Output Low Voltage (Open
Drain)
I
= 10mA
OL
Note: 1. Valid for Ambient Operating Temperature: T = –40 to 85°C; V = 2.0 to 5.5V (except where noted).
A
CC
2. At 25°C.
Table 6. Crystal Electrical Characteristics
(1,2)
Symbol
Min
Typ
Max
Unit
kHz
KΩ
pF
Parameter
Resonant Frequency
fO
32.768
(3)
R
Series Resistance
Load Capacitance
S
60
C
12.5
L
Note: 1. These values are externally supplied. STMicroelectronics recommends the KDS DT-38: 1TA/1TC252E127, Tuning Fork Type (thru-
hole) or the DMX-26S: 1TJS125FH2A212, (SMD) quartz crystal for industrial temperature operations. KDS can be contacted at kou-
hou@kdsj.co.jp or http://www.kdsj.co.jp for further information on this crystal type.
2. Load capacitors are integrated within the M41T0. Circuit board layout considerations for the 32.768kHz crystal of minimum trace
lengths and isolation from RF generating signals should be taken into account.
3. R = 40kΩ when V ≤ 2.5V.
S
CC
7/19
M41T0
OPERATION
The M41T0 clock operates as a slave device on
the serial bus. Access is obtained by implementing
a start condition followed by the correct slave ad-
dress (D0h). The 8 bytes contained in the device
can then be accessed sequentially in the following
order:
Data valid. The state of the data line represents
valid data when after a start condition, the data line
is stable for the duration of the High period of the
clock signal. The data on the line may be changed
during the Low period of the clock signal. There is
one clock pulse per bit of data.
1.
2.
3.
4.
5.
6.
7.
8.
Seconds Register
Minutes Register
Century/Hours Register
Day Register
Date Register
Month Register
Years Register
Each data transfer is initiated with a start condition
and terminated with a stop condition. The number
of data bytes transferred between the start and
stop conditions is not limited. The information is
transmitted byte-wide and each receiver acknowl-
edges with a ninth bit.
By definition, a device that gives out a message is
called “transmitter”, the receiving device that gets
the message is called “receiver”. The device that
controls the message is called “master”. The de-
vices that are controlled by the master are called
“slaves”.
Acknowledge. Each byte of eight bits is followed
by one Acknowledge Bit. This Acknowledge Bit is
a low level put on the bus by the receiver, whereas
the master generates an extra acknowledge relat-
ed clock pulse.
Control Register
2-Wire Bus Characteristics
This bus is intended for communication between
different ICs. It consists of two lines: one bi-direc-
tional for data signals (SDA) and one for clock sig-
nals (SCL). Both the SDA and the SCL lines must
be connected to a positive supply voltage via a
pull-up resistor.
A slave receiver which is addressed is obliged to
generate an acknowledge after the reception of
each byte. Also, a master receiver must generate
an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse
in such a way that the SDA line is a stable Low dur-
ing the High period of the acknowledge related
clock pulse. Of course, setup and hold times must
be taken into account. A master receiver must sig-
nal an end-of-data to the slave transmitter by not
generating an acknowledge on the last byte that
has been clocked out of the slave. In this case, the
transmitter must leave the data line High to enable
the master to generate the STOP condition.
The following protocol has been defined:
– Data transfer may be initiated only when the bus
is not busy.
– During data transfer, the data line must remain
stable whenever the clock line is High. Changes
in the data line while the clock line is High will be
interpreted as control signals.
Accordingly, the following bus conditions have
been defined:
Bus not busy. Both data and clock lines remain
High.
Start data transfer. A change in the state of the
data line, from High to Low, while the clock is High,
defines the START condition.
Stop data transfer. A change in the state of the
data line, from Low to High, while the clock is High,
defines the STOP condition.
8/19
M41T0
Figure 6. Serial Bus Data Transfer Sequence
DATA LINE
STABLE
DATA VALID
CLOCK
DATA
START
CONDITION
CHANGE OF
DATA ALLOWED
STOP
CONDITION
AI00587
Figure 7. Acknowledgement Sequence
CLOCK PULSE FOR
ACKNOWLEDGEMENT
START
SCLK FROM
1
2
8
9
MASTER
DATA OUTPUT
MSB
LSB
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
AI00601
Figure 8. Bus Timing Requirements Sequence
SDA
tBUF
tHD:STA
tR
tHD:STA
tF
SCL
tHIGH
tSU:DAT
tHD:DAT
tSU:STA
tSU:STO
P
S
tLOW
SR
P
AI00589
Note: P = STOP and S = START
9/19
M41T0
Table 7. AC Characteristics
Symbol
(1)
Min
0
Typ
Max
Unit
kHz
µs
Parameter
f
SCL Clock Frequency
Clock Low Period
400
SCL
t
1.3
600
LOW
t
Clock High Period
µs
HIGH
t
SDA and SCL Rise Time
SDA and SCL Fall Time
300
300
µs
R
t
ns
F
START Condition Hold Time
(after this period the first clock pulse is generated)
t
600
600
µs
µs
HD:STA
START Condition Setup Time
(only relevant for a repeated start condition)
t
t
SU:STA
Data Setup Time
100
0
ns
µs
µs
µs
SU:DAT
(2)
Data Hold Time
t
HD:DAT
t
STOP Condition Setup Time
Time the bus must be free before a new transmission can start
600
1.3
SU:STO
t
BUF
Note: 1. Valid for Ambient Operating Temperature: T = –40 to 85°C; V = 2.0 to 5.5V (except where noted).
A
CC
2. Transmitter must internally provide a hold time to bridge the undefined region (300ns max.) of the falling edge of SCL.
10/19
M41T0
READ Mode
In this mode, the master reads the M41T0 slave
after setting the slave address (see Figure 9). Fol-
lowing the WRITE Mode Control Bit (R/W = 0) and
the Acknowledge Bit, the word address An is writ-
ten to the on-chip address pointer. Next the
START condition and slave address are repeated,
followed by the READ Mode Control Bit (R/W = 1).
At this point, the master transmitter becomes the
master receiver. The data byte which was ad-
dressed will be transmitted and the master receiv-
er will send an Acknowledge Bit to the slave
transmitter. The address pointer is only increment-
ed on reception of an Acknowledge Bit. The
M41T0 slave transmitter will now place the data
An alternate READ Mode may also be implement-
ed, whereby the master reads the M41T0 slave
without first writing to the (volatile) address point-
er. The first address that is read is the last one
stored in the pointer (see Figure 11, page 12).
WRITE Mode
In this mode the master transmitter transmits to
the M41T0 slave receiver. Bus protocol is shown
in Figure 12, page 12. Following the START con-
dition and slave address, a logic '0' (R/W = 0) is
placed on the bus and indicates to the addressed
device that word address An will follow and is to be
written to the on-chip address pointer. The data
word to be written to the memory is strobed in next
and the internal address pointer is incremented to
the next memory location within the RAM on the
reception of an acknowledge clock. The M41T0
slave receiver will send an acknowledge clock to
the master transmitter after it has received the
slave address and again after it has received the
word address and each data byte (see Figure 9).
byte at address A
on the bus. The master re-
n+1
ceiver reads and acknowledges the new byte and
the address pointer is incremented to A
.
n+2
This cycle of reading consecutive addresses will
continue until the master receiver sends a STOP
condition to the slave transmitter.
Figure 9. Slave Address Location
R/W
START
SLAVE ADDRESS
A
1
1
0
1
0
0
0
AI00602
11/19
M41T0
Figure 10. READ Mode Sequence
BUS ACTIVITY:
MASTER
WORD
ADDRESS (An)
SDA LINE
S
S
DATA n
DATA n+1
BUS ACTIVITY:
SLAVE
ADDRESS
SLAVE
ADDRESS
DATA n+X
P
AI00899
Figure 11. Alternate READ Mode Sequence
BUS ACTIVITY:
MASTER
SDA LINE
S
DATA n
DATA n+1
DATA n+X
P
BUS ACTIVITY:
SLAVE
ADDRESS
AI00895
Figure 12. WRITE Mode Sequence
BUS ACTIVITY:
MASTER
WORD
ADDRESS (An)
SDA LINE
S
DATA n
DATA n+1
DATA n+X
P
BUS ACTIVITY:
SLAVE
ADDRESS
AI00591
12/19
M41T0
CLOCK OPERATION
The M41T0 is driven by a quartz controlled oscilla-
tor with a nominal frequency of 32.768kHz. The
accuracy of the Real-Time Clock depends on the
frequency of the quartz crystal that is used as the
time-base for the RTC. The eight-byte Clock Reg-
ister (see Table 8, page 14) is used to both set the
clock and to read the date and time from the clock,
in a binary coded decimal format. Seconds, Min-
utes, and Hours are contained within the first three
registers. Bits D6 and D7 of Clock Register 2
(Hours Register) contain the CENTURY ENABLE
Bit (CEB) and the CENTURY Bit (CB). Setting
CEB to a '1' will cause CB to toggle, either from '0'
to '1' or from '1' to '0' at the turn of the century (de-
pending upon its initial state). If CEB is set to a '0',
CB will not toggle. Bits D0 through D2 of Register
3 contain the Day (day of week). Registers 4, 5
and 6 contain the Date (day of month), Month and
Years. The final register is the Control Register. Bit
D7 of Register 0 contains the STOP Bit (ST). Set-
ting this bit to a '1' will cause the oscillator to stop.
If the device is expected to spend a significant
amount of time on the shelf, the oscillator may be
stopped to reduce current drain. When reset to a
'0' the oscillator restarts within four seconds (typi-
cally one second).
Note: This 250ms delay affects only the clock reg-
ister update and does not alter the actual clock
time.
Output Driver Pin
The OUT pin is an output driver that reflects the
contents of D7 of the Control Register. In other
words, when D7 of location 7 is a '0' then the OUT
pin will be driven low.
Note: The OUT pin is open drain which requires
an external pull-up resistor.
Oscillator Stop Detection
If the Oscillator Fail (OF) Bit is internally set to a '1,'
this indicates that the oscillator has either stopped,
or was stopped for some period of time and can be
used to judge the validity of the clock and date da-
ta. This bit will be set to '1' any time the oscillator
stops. The following conditions can cause the OF
Bit to be set:
– The first time power is applied (defaults to a '1'
on power-up).
– The voltage present on V
support oscillation.
is insufficient to
CC
– The ST Bit is set to '1.'
– External interference or removal of the crystal.
This bit will remain set to '1' until written to logic '0.'
The oscillator must start and have run for at least
4 seconds before attempting to reset the OF Bit to
'0.' This function operates both under normal pow-
er and in battery back-up.
The seven clock registers may be read one byte at
a time, or in a sequential block. The Control Reg-
ister (Address location 7) may be accessed inde-
pendently. Provision has been made to assure
that a clock update does not occur while any of the
seven clock addresses are being read. If a clock
address is being read, an update of the clock reg-
isters will be delayed by 250ms to allow the READ
to be completed before the update occurs. This
will prevent a transition of data during the READ.
Initial Power-on Defaults
Upon initial application of power to the device, the
OUT Bit and OF Bit will be set to a '1,' while the ST
Bit will be set to '0.' All other Register bits will ini-
tially power-on in a random state.
13/19
M41T0
Table 8. Register Map
Address
Data
Function/Range
BCD Format
D7
ST
OF
D6
D5
D4
D3
D2
D1
D0
0
1
10 Seconds
10 Minutes
Seconds
Seconds
Minutes
Century/Hours 0-1/00-23
00-59
Minutes
Hours
00-59
(1)
2
3
4
5
6
7
CB
X
10 Hours
CEB
X
X
X
X
X
X
X
Day
Day
Date
01-07
01-31
01-12
00-99
X
X
10 Date
Date
Month
Years
X
X
10 M.
X
Month
Year
10 Years
OUT
0
X
X
X
Control
Keys: ST = STOP Bit
OUT = Output level
X = Don’t care
CEB = Century Enable Bit
CB = Century Bit
OF = Oscillator Fail Bit
0 = Must be set to '0.'
Note: 1. When CEB is set to '1', CB will toggle from '0' to '1' or from '1' to '0' at the turn of the century (dependent upon the initial value set).
When CEB is set to '0', CB will not toggle.
14/19
M41T0
PART NUMBERING
Table 9. Ordering Information Scheme
Example:
M41T
0
M
6
TR
Device Type
M41T
Supply Voltage and Write Protect Voltage
0 = V
= 2.0 to 5.5V
CC
Package
M = SO8 (150mils width)
DW = TSSOP8 (169mil width)
Temperature Range
6 = –40 to 85°C
Shipping Method for SOIC
blank = Tubes
TR = Tape & Reel
For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device,
please contact the ST Sales Office nearest to you.
15/19
M41T0
PACKAGE MECHANICAL INFORMATION
Figure 13. SO8 – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Drawing
h x 45˚
A2
A
C
B
ddd
e
D
8
1
E
H
A1
α
L
SO-A
Note: Drawing is not to scale.
Table 10. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data
mm
Min
1.35
0.10
0.33
0.19
4.80
–
inches
Min
Symb
Typ
–
Max
1.75
0.25
0.51
0.25
5.00
0.10
4.00
–
Typ
Max
0.069
0.010
0.020
0.010
0.197
0.004
0.157
–
A
A1
B
–
0.053
0.004
0.013
0.007
0.189
–
–
–
–
–
C
–
–
D
–
–
ddd
E
–
–
–
3.80
–
–
0.150
–
e
1.27
–
0.050
H
5.80
0.25
0.40
0°
6.20
0.50
0.90
8°
–
–
–
–
0.228
0.010
0.016
0°
0.244
0.020
0.035
8°
h
–
L
–
α
–
N
8
8
16/19
M41T0
Figure 14. TSSOP8 – 8-lead, Thin Shrink Small Package (3x3mm) Outline
D
8
5
c
E1
E
1
4
α
A1
L
A
A2
L1
CP
b
e
TSSOP8AM
Note: Drawing is not to scale.
Table 11. TSSOP8 – 8-lead, Thin Shrink Small Package (3x3mm) Outline Mechanical Data
mm
Min
–
inches
Min
–
Symb
Typ
–
Max
1.10
0.15
0.95
0.40
0.23
3.10
5.15
3.10
–
Typ
–
Max
0.043
0.006
0.037
0.016
0.009
0.122
0.203
0.122
–
A
A1
A2
b
–
0.05
0.75
0.25
0.13
2.90
4.65
2.90
–
–
0.002
0.030
0.010
0.005
0.114
0.183
0.114
–
0.85
–
0.034
–
c
–
–
D
3.00
4.90
3.00
0.65
–
0.118
0.193
0.118
0.026
–
E
E1
e
CP
L
–
0.10
0.70
–
–
0.004
0.030
–
0.55
0.95
–
0.40
–
0.024
0.037
–
0.018
–
L1
α
0°
8°
0°
8°
N
8
8
17/19
M41T0
REVISION HISTORY
Table 12. Document Revision History
Date
Rev. #
1.0
Revision Details
June 2002
07/26/02
09/09/02
09/18/02
10/17/02
11/06/02
First Issue
1.1
Update DC Characteristics (Table 5)
1.2
Adjust DC Characteristics (Table 5)
1.3
Add TSSOP 8-pin package (Figure 1, 14; Table 9, 11)
Updated package information per Agrate (Figure 13; Table 10)
Corrected TSSOP dimensions (Table 11)
1.4
1.5
18/19
M41T0
M41T0, 41T0, T0, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM,
NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM,
NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM,
NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIME-
KEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER,
TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, TIMEKEEP-
ER, TIMEKEEPER, TIMEKEEPER, TIMEKEEPER, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Se-
rial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial,
Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Serial, Access, Ac-
cess, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Ac-
cess, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access,
Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Ac-
cess, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Access, Ac-
cess, Access, Access, Access, Access, Access, Access, Access, Access, Access, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C,
I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C,
I2C, I2C, I2C, I2C, Leap year, Leap year, Leap year, Leap year, Leap year, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock,
clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock,
clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock,
clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock,
clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock,
clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, clock, Industrial, Industrial, Industrial, Industrial, Industrial, Industrial,
Industrial, Industrial, Industrial, Industrial, Industrial, Industrial, Industrial, Industrial, Industrial, Temperature, Temperature, Temperature,
Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Tempera-
ture, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Tem-
perature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature,
Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Temperature, Microprocessor, Micropro-
cessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microproces-
sor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor,
Microprocessor, Microprocessor, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 2V, 5V,
5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V,
5V, 5V, 5V, 5V, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP, DIP,
DIP, DIP, DIP, DIP, DIP
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.
© 2002 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
www.st.com
19/19
相关型号:
©2020 ICPDF网 联系我们和版权申明