74V2T74CTR [STMICROELECTRONICS]
74V SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, SOT-323, 8 PIN;
| 型号： | 74V2T74CTR |
| 厂家： | 
ST |
| 描述： | 74V SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, SOT-323, 8 PIN 光电二极管 输出元件 逻辑集成电路 触发器 |
| 文件： | 总13页 (文件大小：84K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74V2T74
SINGLE D-TYPE FLIP FLOP WITH PRESET AND CLEAR
PRELIMINARY DATA
■
■
■
■
HIGH SPEED:
= 170 MHz (TYP.) at V = 5V
f
MAX
CC
LOW POWER DISSIPATION:
= 1µA(MAX.) at T =25°C
I
CC
A
COMPATIBLE WITH TTL OUTPUTS:
= 2V (MIN), V = 0.8V (MAX)
V
IH
IL
SOT23-8L
SOT323-8L
T & R
POWER DOWN PROTECTION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I | = I = 8mA (MIN)
OH
OL
■
■
■
BALANCED PROPAGATION DELAYS:
ORDER CODES
t
t
PLH
PHL
PACKAGE
OPERATING VOLTAGE RANGE:
(OPR) = 4.5V to 5.5V
SOT23-8L
74V2T70STR
74V2T70CTR
V
CC
SOT323-8L
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them ESD immunity and transient excess voltage.
The 74V2T74 is an advanced high-speed CMOS
SINGLE D-TYPE FLIP FLOP WITH PRESET
AND CLEAR fabricated with sub-micron silicon
gate and double-layer metal wiring C MOS
tecnology.
A signal on the D INPUT is transfered to the Q and
Q OUTPUTS during the positive going transition
of the clock pulse.
2
CLEAR and PRESET are independent of the
clock and accomplished by a low setting on the
appropriate input.
PIN CONNECTION AND IEC LOGIC SYMBOLS
December 2001
1/13
This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.
74V2T74
INPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
NAME AND FUNCTION
Asyncronous Reset -
Direct Input
6
CLR
2
1
D
Data Input
CK
Clock Input
(LOW to HIGH, Edge
Triggered)
7
PR
Asyncronous Set - Direct
Input
5
3
Q
Q
True Flip-Flop Output
Complement Flip-Flop
Output
4
8
GND
Ground (0V)
V
Positive Supply Voltage
CC
TRUTH TABLE
INPUTS
OUTPUTS
FUNCTION
CLR
PR
D
CK
Q
Q
L
H
L
H
L
X
X
X
L
X
X
X
L
H
H
L
H
L
CLEAR
PRESET
L
H
H
H
H
H
H
H
H
X
H
L
Q
Q
H
NO CHANGE
n
n
X= Don’t care
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
2/13
74V2T74
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
Supply Voltage
-0.5 to +7.0
-0.5 to +7.0
V
V
CC
V
DC Input Voltage
I
O
IK
V
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
-0.5 to V
+ 0.5
CC
V
I
- 20
mA
mA
mA
mA
°C
°C
I
± 20
± 25
OK
I
O
I
or I
T
DC V
or Ground Current
CC
± 50
CC
GND
Storage Temperature
-65 to +150
300
stg
T
Lead Temperature (10 sec)
L
Absolute Maximum Ratings are those values beyond which damage to the device may occour. Functional operation under these condition is
not implied
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
Supply Voltage
Input Voltage
4.5 to 5.5
0 to 5.5
0 to 5.5
V
V
CC
V
I
V
Output Voltage
Output Voltage
Operating Temperqture
V
O
V
0 to V
V
O
CC
T
-55 to 125
0 to 20
°C
ns/V
op
Input Rise and Fall Time (note 1) (V
= 5.0 ± 0.5V)
dt/dv
CC
1) V from 0.8V to 2V
IN
3/13
74V2T74
DC SPECIFICATIONS
Test Condition
Value
T = 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
V
CC
(V)
Min. Typ. Max. Min. Max. Min. Max.
V
High Level Input
Voltage
4.5 to
5.5
2
2
2
V
V
V
IH
V
Low Level Input
Voltage
4.5 to
5.5
0.8
0.8
0.8
IL
V
High Level Ouput
Voltage
I =-50 µA
4.4
4.5
0.0
4.4
3.8
4.4
3.7
4.5
4.5
4.5
4.5
OH
O
I =-8 mA
3.94
O
V
Low Level Output
Voltage
I =50 µA
0.1
0.1
0.1
V
OL
O
I =8 mA
0.36
± 0.1
0.44
± 1.0
0.55
± 1.0
O
I
Input Leakage
Current
0 to
5.5
µA
µA
I
V = 5.5V or GND
I
I
Quiescent Supply
Current
1
10
20
CC
V = V
or GND
CC
5.5
5.5
0
I
I
Additional Worst
Case Supply
Current
One Input at 3.4V,
other input at V
1.35
1.5
1.5
mA
CC
CC
or GND
I
Output Leakage
Current
0.5
5.0
5.0
µA
OPD
V
= 5.5V
OUT
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3ns)
r
f
Test Condition
Value
T = 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
V
C
L
CC
(V) (pF)
Min. Typ. Max. Min. Max. Min. Max.
(*)
t
t
Propagation Delay
Time CK to Q or Q
15
50
15
4.6
6.1
4.8
7.3
9.3
7.7
1.0
1.0
1.0
8.5
10.5
9.0
1.0
1.0
1.0
8.5
10.5
9.0
PLH
5.0
5.0
5.0
ns
ns
PHL
(*)
(*)
t
t
Propagation Delay
Time PR or CLR to
Q or Q
PLH
PHL
(*)
(*)
50
6.3
9.7
1.0
5.0
11.0
1.0
5.0
11.0
5.0
5.0
t
t
CK Pulse Width
HIGH or LOW
W
W
5.0
5.0
5.0
0.5
3.0
ns
ns
ns
ns
ns
PR or CLR Pulse
Width LOW
(*)
(*)
(*)
(*)
5.0
5.0
0.5
3.0
5.0
5.0
0.5
3.0
5.0
5.0
5.0
5.0
t
Setup Time D to CK
HIGH or LOW
s
t
Hold Time D to CK
HIGH or LOW
h
t
Removal Time
PR or CLR to CK
REM
(*)
(*)
f
Maximum Clock
Frequency
15
50
100
80
160
140
80
65
80
65
MAX
5.0
5.0
MHz
(*) Voltage range is 5.0V ± 0.5V
4/13
74V2T74
CAPACITIVE CHARACTERISTICS
Test Condition
Value
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
T = 25°C
Symbol
Parameter
A
V
CC
(V)
C
Input Capacitance
5.0
4
10
10
10
pF
IN
C
Power Dissipation
Capacitance
(note 1)
PD
f
= 10MHz
5.0
22
pF
IN
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
PD
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
= C x V x f + I
PD CC IN CC
CC(opr)
TEST CIRCUIT
C
R
=15/50pF or equivalent (includes jig and probe capacitance)
L
T
= Z
of pulse generator (typically 50Ω)
OUT
5/13
74V2T74
WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (D TO CK), CK MAXIMUM
FREQUENCY , CK MINIMUM PULSE WIDTH (f=1MHz; 50% duty cycle)
6/13
74V2T74
WAVEFORM2:PROPAGATIONDELAYS,MINIMUMPULSEWIDTH(f=1MHz;50%duty cycle)
WAVEFORM 3: REMOVAL TIME (f=1MHz; 50% duty cycle)
7/13
74V2T74
WAVEFORM 4: PULSE WIDTHS
8/13
74V2T74
SOT23-8L MECHANICAL DATA
mm.
mils
TYP.
DIM.
MIN.
0.90
0.00
0.90
0.22
0.09
2.80
2.60
1.50
TYP
MAX.
1.45
0.15
1.30
0.38
0.20
3.00
3.00
1.75
MIN.
35.4
0.0
MAX.
57.1
5.9
A
A1
A2
b
35.4
8.6
51.2
14.9
7.8
C
3.5
D
110.2
102.3
59.0
118.1
118.1
68.8
E
E1
e
0
.65
25.6
76.7
e1
L
1.95
0.35
0.55
13.7
21.6
9/13
74V2T74
SOT323-8L MECHANICAL DATA
mm.
mils
TYP.
DIM.
MIN.
0.80
0.00
0.80
0.13
0.10
1.80
1.80
1.15
TYP
MAX.
1.10
0.10
1.00
0.28
0.18
2.20
2.40
1.35
MIN.
31.5
0.0
MAX.
43.3
3.9
A
A1
A2
b
31.5
5.1
34.9
11.0
7.1
C
3.9
D
70.9
70.9
45.3
86.6
94.5
53.1
E
E1
e
0.5
1.5
19.7
59.0
e1
L
0.10
0.30
3.9
11.8
10/13
74V2T74
Tape & Reel SOT23-xL MECHANICAL DATA
mm.
TYP
inch
TYP.
DIM.
MIN.
MAX.
180
MIN.
MAX.
7.086
0.519
A
C
12.8
20.2
60
13.0
13.2
0.504
0.795
2.362
0.512
D
N
T
14.4
3.33
3.27
1.47
4.1
0.567
0.131
0.128
0.0.58
0.161
0.161
Ao
Bo
Ko
Po
P
3.13
3.07
1.27
3.9
3.23
3.17
1.37
4.0
0.123
0.120
0.050
0.153
0.153
0.127
0.124
0.054
0.157
0.157
3.9
4.0
4.1
11/13
74V2T74
Tape & Reel SOT323-xL MECHANICAL DATA
mm.
TYP
180
13
inch
TYP.
7.086
0.512
DIM.
MIN.
175
MAX.
185
MIN.
6.889
0.504
0.795
MAX.
7.283
0.519
A
C
12.8
20.2
59.5
13.2
D
N
60
60.5
14.4
2.362
T
0.567
Ao
Bo
Ko
Po
P
2.25
2.7
1.2
4
0.088
0.106
0.047
0.157
0.157
3.98
3.98
4.2
4.2
0.156
0.156
0.165
0.165
4
12/13
74V2T74
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use ofsuch information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent orpatent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com
13/13
相关型号：
74V2T74STR
74V SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, SOT-23, 8 PIN
STMICROELECTR
74VCX00MTC_NL
NAND Gate, ALVC/VCX/A Series, 4-Func, 2-Input, CMOS, PDSO14, 4.40 MM, LEAD FREE, MO-153AB, TSSOP-14
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明