74LVXC3245MTR [STMICROELECTRONICS]

OCTAL DUAL SUPPLY BUS TRANSCEIVER; 八路双电源总线收发器
74LVXC3245MTR
型号: 74LVXC3245MTR
厂家: ST    ST
描述:

OCTAL DUAL SUPPLY BUS TRANSCEIVER
八路双电源总线收发器

总线收发器
文件: 总14页 (文件大小:349K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74LVXC3245  
OCTAL DUAL SUPPLY BUS TRANSCEIVER  
HIGH SPEED:  
t
= 8ns (MAX.) at T =25°C  
PD  
A
V
= 3.3V, V  
= 5.0V  
CCA  
CCB  
LOW POWER DISSIPATION:  
= I = 5µA(MAX.) at T =25°C  
I
CCA  
CCB  
A
LOW NOISE: V  
=0.3V (TYP.) at  
OLP  
V
=3.3V  
SOP  
TSSOP  
T & R  
CCA  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 24mA (MIN)  
OH  
OL  
Table 1: Order Codes  
PACKAGE  
BALANCED PROPAGATION DELAYS:  
t
t
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
SOP  
74LVXC3245MTR  
74LVXC3245TTR  
V
(OPR)=2.7Vto3.6V(1.2VDataRetention)  
CCA  
TSSOP  
V
(OPR)=2.7Vto5.5V(1.2VDataRetention)  
CCB  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES C3245  
IMPROVED LATCH-UP IMMUNITY  
This IC is intended for two-way asynchronous  
communication between data buses and the  
direction of data transmission is determined by  
DIR input. The enable input G can be used to  
disable the device so that the buses are effectively  
isolated.  
DESCRIPTION  
The 74LVXC3245 is  
a dual supply 8 bit  
configurable low voltage CMOS OCTAL BUS  
TRANSCEIVER fabricated with sub-micron silicon  
The A-port interfaces with the 3V bus, the B-port  
with the 5V bus.  
2
gate and double-layer metal wiring C MOS  
technology. Designed for use as an interface  
between a 3.3V bus and a 3.3V to 5V bus in a  
mixed 3.3V/5V supply systems, it achieves high  
speed operation while maintaining the CMOS low  
power dissipation.  
All inputs are equipped with protection circuits  
against static discharge, giving them 2KV ESD  
immunity and transient excess voltage.  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 4  
1/14  
August 2004  
74LVXC3245  
Figure 2: Input And Output Equivalent Circuit  
Table 2: Pin Description  
PIN N°  
SYMBOL  
NAME AND FUNCTION  
2
DIR  
Directional Control  
Data Inputs/Outputs  
3, 4, 5, 6, 7,  
8, 9, 10  
A1 to A8  
21, 20, 19,  
18, 17, 16,  
15, 14  
B1 to B8  
Data Inputs/Outputs  
22  
G
Output Enable Input  
Ground (0V)  
11, 12, 13  
GND  
NC  
23  
1
Not Connected  
V
V
Positive Supply Voltage  
CCA  
24  
Positive Supply Voltage  
CCB  
Table 3: Truth Table  
INPUTS  
FUNCTION  
OUTPUT  
G
DIR  
A BUS  
B BUS  
L
L
L
H
X
OUTPUT  
INPUT  
Z
INPUT  
OUTPUT  
Z
A = B  
B = A  
Z
H
X : Don’t Care  
Z : High Impedance  
Table 4: Absolute Maximum Ratings  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage  
-0.5 to +7.0  
-0.5 to +7.0  
V
V
CCA  
V
Supply Voltage  
CCB  
V
DC Input Voltage  
DC I/O Voltage  
-0.5 to V  
+ 0.5  
V
I
CCA  
CCA  
CCB  
V
-0.5 to V  
-0.5 to V  
+ 0.5  
+ 0.5  
V
I/OA  
V
DC I/O Voltage  
V
I/OB  
I
DC Input Diode Current  
DC Output Diode Current  
DC Output Current  
DC Output Current  
± 20  
mA  
mA  
mA  
mA  
mA  
mA  
mW  
°C  
°C  
IK  
I
± 50  
± 50  
± 50  
± 200  
± 100  
180  
OK  
I
OA  
I
OB  
I
DC V or Ground Current  
CCA  
CC  
I
DC V or Ground Current  
CCB  
CC  
P
Power Dissipation  
d
T
Storage Temperature  
Lead Temperature (10 sec)  
-65 to +150  
300  
stg  
T
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is  
not implied  
2/14  
74LVXC3245  
Table 5: Recommended Operating Conditions  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage (note 1)  
Supply Voltage (note 1)  
Input Voltage  
2.7 to 3.6  
2.7 to 5.5  
V
V
CCA  
V
CCB  
V
0 to V  
V
I
CCA  
V
I/O Voltage  
0 to V  
V
I/OA  
CCA  
V
I/O Voltage  
0 to V  
V
I/OB  
CCB  
T
Operating Temperature  
-55 to 125  
0 to 10  
°C  
ns/V  
op  
dt/dv  
Input Rise and Fall Time (note 2)  
1) V from 30% to 70% of V  
IN  
CC  
2) V  
= 2.7 to 3.6V; V  
= 2.7 to 5.5V;  
CCA  
CCB  
Table 6: DC Specifications For V  
CCA  
Test Condition  
Value  
T = 25 °C  
Symbol  
Parameter  
-40 to 85 °C -55 to 125°C Unit  
A
V
V
CCB  
CCA  
(V)  
(V)  
Min. Typ. Max. Min. Max. Min. Max.  
V
High Level Input  
Voltage  
2.7  
3.0  
3.6  
2.7  
3.0  
3.6  
3.0  
3.0  
3.6  
5.5  
3.0  
3.6  
5.5  
3.0  
2.0  
2.0  
2.0  
2.0  
2.0  
2.0  
2.0  
2.0  
2.0  
IHA  
V
V
V
Low Level Input  
Voltage  
0.8  
0.8  
0.8  
0.8  
0.8  
0.8  
0.8  
0.8  
0.8  
ILA  
V
High Level  
Output Voltage  
I =-100 µA  
2.9 2.99  
2.56 2.85  
2.35 2.65  
2.9  
2.46  
2.25  
2.2  
2.9  
2.46  
2.25  
2.2  
OHA  
O
I =-12 mA  
3.0  
3.0  
2.7  
2.7  
3.0  
3.0  
2.7  
2.7  
3.0  
3.0  
3.0  
4.5  
3.0  
3.0  
3.0  
4.5  
O
I =-24 mA  
V
V
O
I =-12 mA  
2.3  
2.1  
2.5  
2.3  
0.0  
O
I =-24 mA  
2.0  
2.0  
O
V
Low Level Output  
Voltage  
I =100 µA  
0.1  
0.1  
0.44  
0.44  
0.5  
0.1  
0.44  
0.44  
0.5  
OLA  
O
I =24 mA  
0.21 0.36  
0.11 0.36  
0.22 0.42  
O
I =12 mA  
O
I =24 mA  
O
I
Input Leakage  
Current  
IA  
V = V or GND  
3.6  
3.6  
5.5  
5.5  
± 0.1  
± 0.5  
± 1  
± 5  
± 1  
± 5  
µA  
µA  
I
CC  
I
High Impedance  
Output Leakage  
Current  
V
V
= V  
or V  
or V  
OZA  
IA  
IB  
IHA  
ILA  
ILB  
= V  
IHB  
V
= V  
or  
I/OA  
CCA  
GND  
I
Quiescent Supply 3.6  
Current  
5.5  
V
V
= V  
= V  
or GND  
or GND  
5
5
50  
50  
50  
50  
µA  
µA  
CCtA  
IA  
IB  
CCA  
CCB  
I
Quiescent V  
3.6 Open V = V  
or GND  
CCtAF  
CCA  
IA  
CCA  
Supply Current  
as B Port Floats  
G= DIR = V  
CCA  
V
= Open  
IB  
I  
Maximum  
3.6  
5.5  
V
= V - 0.6V  
CCA  
0.35  
0.5  
0.5 mA  
CCtA  
IA  
Quiescent Supply  
Current / Input  
(An, DIR, G)  
V
= V  
or GND  
CCB  
IB  
3/14  
74LVXC3245  
Table 7: DC Specifications For V  
CCB  
Test Condition  
Value  
T = 25 °C  
Symbol  
Parameter  
-40 to 85 °C -55 to 125°C Unit  
A
V
V
CCB  
CCA  
(V)  
(V)  
Min. Typ. Max. Min. Max. Min. Max.  
V
High Level Input  
Voltage  
2.7  
3.0  
3.6  
2.7  
3.0  
3.6  
3.0  
3.0  
3.6  
5.5  
3.0  
3.6  
5.5  
3.0  
2.0  
2.0  
2.0  
2.0  
2.0  
2.0  
IHB  
V
V
3.85  
3.85  
3.85  
V
Low Level Input  
Voltage  
0.8  
0.8  
0.8  
0.8  
0.8  
0.8  
ILB  
1.65  
1.65  
1.65  
V
High Level  
I =-100 µA  
2.9  
3.0  
2.9  
2.9  
OHB  
O
Output Voltage  
I =-12 mA  
3.0  
3.0  
3.0  
3.0  
3.0  
3.0  
3.0  
3.0  
4.5  
3.0  
3.0  
4.5  
2.56 2.85  
2.35 2.65  
3.86 4.25  
0.00  
2.46  
2.25  
3.76  
2.46  
2.25  
3.76  
O
V
V
I =-24 mA  
O
I =-24 mA  
O
V
Low Level Output  
Voltage  
I =100 µA  
0.1  
0.1  
0.1  
OLB  
O
I =24 mA  
0.21 0.36  
0.18 0.36  
0.44  
0.44  
0.44  
0.44  
O
I =24 mA  
O
I
Input Leakage  
Current  
IB  
V = V  
or GND  
CCA  
3.6  
3.6  
5.5  
5.5  
± 0.1  
± 0.5  
± 1  
± 5  
± 1  
± 5  
µA  
µA  
I
I
High Impedance  
Output Leakage  
Current  
V
= V  
or V  
OZB  
IA  
IHA ILA  
V
= V  
or  
I/OB  
CCB  
GND  
= V or  
CCA  
GND  
= V  
GND  
= V  
CCA  
I
Quiescent Supply 3.6  
Current  
5.5  
5.5  
V
5
50  
50  
µA  
CCtB  
IA  
IB  
V
V
or  
CCB  
I  
Maximum  
3.6  
or  
1.35  
1.5  
1.5 mA  
CCtB  
IA  
Quiescent Supply  
Current / Input  
GND  
= V  
V
- 2.1V  
CCB  
IB  
4/14  
74LVXC3245  
Table 8: Dynamic Switching Characteristics  
Test Condition  
Value  
-40 to 85 °C -55 to 125°C Unit  
Min. Typ. Max. Min. Max. Min. Max.  
T
= 25 °C  
Symbol  
Parameter  
A
V
V
CCB  
CCA  
(V)  
(V)  
V
V
Dynamic Low Level  
Quiet Output  
(note 1, 2)  
3.3  
3.3  
3.3  
3.3  
5.5  
5.5  
5.5  
5.5  
1.0  
-0.6  
0.8  
1.5  
OLPA  
OLPB  
V
V
-1.2  
-0.8  
Dynamic Low Level  
Quiet Output  
(note 1, 2)  
1.2  
-0.5  
V
Dynamic High Voltage  
Input (note 1, 3)  
IHDA  
3.3  
3.3  
3.3  
3.3  
5.5  
5.5  
5.5  
5.5  
2
2
V
V
V
V
V
Dynamic Low Voltage  
Input (note 1, 3)  
ILDA  
IHDB  
0.8  
V
Dynamic High Voltage  
Input (note 1, 3)  
V
Dynamic Low Voltage  
Input (note 1, 3)  
ILDB  
0.8  
1) Worst case package  
2) Max number of output defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND  
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3V to threshold (V ). 0V to threshold  
ILD  
(V ) f = 1MHz  
IHD  
5/14  
74LVXC3245  
Table 9: AC Electrical Characteristics (C = 50pF, Input t = t = 3ns)  
L
r
f
(3)  
Test Condition  
Value  
Symbol  
Parameter  
Unit  
T = 25°C  
-40 to 85°C -55 to 125°C  
A
V
CCB  
(V)  
Min. Typ. Max. Min. Max. Min. Max.  
t
t
Propagation Delay 3.0(*)  
Time (An to Bn)  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
5.5  
4.8  
5.2  
3.9  
6.0  
4.7  
6.1  
4.8  
6.3  
4.0  
4.5  
8.5  
8.0  
8.0  
6.5  
9.0  
8.0  
9.5  
8.5  
9.5  
8.0  
8.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
9.0  
8.5  
8.5  
7.0  
9.5  
8.5  
10.0  
9.0  
10.0  
8.5  
8.5  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
9.5  
9.  
PLH  
5.0(**)  
ns  
ns  
ns  
ns  
ns  
Propagation Delay 3.0(*)  
9.0  
7.5  
9.5  
8.5  
10.5  
9.5  
10.5  
8.5  
8.5  
PHL  
Time (An to Bn)  
5.0(**)  
t
Output Enable  
Time (G to Bn)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
PZL  
PZH  
t
Output Enable  
Time (G to Bn)  
t
Output Disable  
Time (G to Bn)  
PLZ  
PHZ  
t
Output Disable  
Time (G to Bn)  
1.0  
3.8  
7.5  
1.0  
8.0  
1.0  
8.5  
t
t
Propagation Delay 3.0(*)  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
4.4  
3.8  
5.1  
4.3  
6.4  
5.9  
5.8  
5.4  
5.2  
4.6  
3.4  
3.1  
0.5  
0.5  
7.0  
6.5  
7.5  
7.5  
10.0  
9.5  
9.0  
9.0  
9.5  
9.5  
6.5  
6.5  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
7.5  
7.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
7.5  
7.5  
PLH  
Time (Bn to An)  
5.0(**)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
3.0(*)  
5.0(**)  
8.0  
8.5  
Propagation Delay  
Time (Bn to An)  
PHL  
8.0  
8.5  
t
t
Output Enable  
Time (G to An)  
10.5  
10.0  
9.5  
10.5  
10.5  
9.5  
PZL  
Output Enable  
Time (G to An)  
PZH  
9.5  
9.5  
t
Output Disable  
Time (G to An)  
10.0  
10.0  
7.0  
10.5  
10.5  
7.5  
PLZ  
PHZ  
ns  
ns  
t
Output Disable  
Time (G to An)  
7.0  
7.5  
t
t
Output To Output  
Skew Time (note1,  
2)  
1.5  
1.5  
OSLH  
1.5  
1.5  
OSHL  
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-  
ing in the same direction, either HIGH or LOW (t  
2) Parameter guaranteed by design  
= | t  
- t  
|, t  
= | t  
- t  
|
OSLH  
PLHm PLHn OSHL  
PHLm PHLn  
3) Typical values referred at V  
= 3.3V, V  
= 5.0V or V  
= 3.3V, V  
= 3.3V  
CCB  
CCA  
CCB  
CCA  
(*) Voltage Range is 3.0V ± 0.3  
(**) Voltage Range is 5.0V ± 0.5  
6/14  
74LVXC3245  
Table 10: Capacitive Characteristics  
Test Condition  
Value  
-40 to 85 °C -55 to 125°C Unit  
Min. Typ. Max. Min. Max. Min. Max.  
T = 25 °C  
Symbol  
Parameter  
A
V
V
CCB  
(V)  
CCA  
(V)  
C
Input  
Capacitance  
open open  
4.5  
10  
55  
10  
10  
10  
V
V
V
INA  
C
C
Input/Output  
Capacitance  
3.3  
3.3  
5.0  
5.0  
I/O  
PD  
Dynamic Low  
Level Quiet  
Output (note 1)  
A to B  
C
Dynamic Low  
Level Quiet  
Output (note 1)  
B to A  
3.3  
5.0  
40  
V
PD  
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without  
PD  
load. (Refer to Test Circuit). Average current can be obtained by the following equation. I  
= C x V x f + I /8 (per circuit)  
CC(opr)  
PD CC IN CC  
Figure 3: Test Circuit  
TEST  
SWITCH  
t
t
t
, t  
Open  
PLH PHL  
, t  
2V  
CC  
PZLH PLZ  
, t  
Open  
PZH PHZ  
C
R
R
= 50pF or equivalent (includes jig and probe capacitance)  
L
L
T
= R = 500or equivalent  
1
OUT  
= Z  
of pulse generator (typically 50)  
7/14  
74LVXC3245  
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)  
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)  
8/14  
74LVXC3245  
SO-24 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
MIN.  
MAX.  
A
A1  
B
2.35  
2.65  
0.093  
0.104  
0.1  
0.33  
0.23  
15.20  
7.4  
0.30  
0.51  
0.32  
15.60  
7.6  
0.004  
0.013  
0.009  
0.598  
0.291  
0.012  
0.020  
0.013  
0.614  
0.299  
C
D
E
e
1.27  
0.050  
H
10.00  
0.25  
0.4  
10.65  
0.75  
1.27  
8°  
0.394  
0.010  
0.016  
0°  
0.419  
0.030  
0.050  
8°  
h
L
k
0°  
ddd  
0.100  
0.004  
0070769C  
9/14  
74LVXC3245  
TSSOP24 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
1.1  
MIN.  
MAX.  
0.043  
0.006  
A
A1  
A2  
b
0.05  
0.15  
0.002  
0.9  
0.035  
0.19  
0.09  
7.7  
0.30  
0.20  
7.9  
0.0075  
0.0035  
0.303  
0.0118  
0.0079  
0.311  
c
D
E
4.3  
4.5  
0.169  
0.177  
e
0.65 BSC  
0.0256 BSC  
H
K
6.25  
0°  
6.5  
8°  
0.246  
0°  
0.256  
8°  
L
0.50  
0.70  
0.020  
0.028  
A2  
A
K
L
b
e
A1  
H
c
D
E
PIN 1 IDENTIFICATION  
1
7047476B  
10/14  
74LVXC3245  
Tape & Reel SO-24 MECHANICAL DATA  
mm.  
TYP  
inch  
TYP.  
DIM.  
MIN.  
MAX.  
330  
MIN.  
MAX.  
12.992  
0.519  
A
C
12.8  
20.2  
60  
13.2  
0.504  
0.795  
2.362  
D
N
T
30.4  
11.0  
15.9  
3.1  
1.197  
0.433  
0.626  
0.122  
0.161  
0.476  
Ao  
Bo  
Ko  
Po  
P
10.8  
15.7  
2.9  
0.425  
0.618  
0.114  
0.153  
0.468  
3.9  
4.1  
11.9  
12.1  
11/14  
74LVXC3245  
Tape & Reel TSSOP24 MECHANICAL DATA  
mm.  
TYP  
inch  
TYP.  
DIM.  
MIN.  
MAX.  
330  
MIN.  
MAX.  
12.992  
0.519  
A
C
12.8  
20.2  
60  
13.2  
0.504  
0.795  
2.362  
D
N
T
22.4  
7
0.882  
0.276  
0.331  
0.075  
0.161  
0.476  
Ao  
Bo  
Ko  
Po  
P
6.8  
8.2  
0.268  
0.323  
0.067  
0.153  
0.468  
8.4  
1.9  
4.1  
12.1  
1.7  
3.9  
11.9  
12/14  
74LVXC3245  
Table 11: Revision History  
Date  
Revision  
Description of Changes  
Ordering Codes Revision - pag. 1.  
27-Aug-2004  
4
13/14  
74LVXC3245  
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences  
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted  
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject  
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not  
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.  
The ST logo is a registered trademark of STMicroelectronics  
All other names are the property of their respective owners  
© 2004 STMicroelectronics - All Rights Reserved  
STMicroelectronics group of companies  
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America  
www.st.com  
14/14  

相关型号:

74LVXC3245QSC

8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
FAIRCHILD

74LVXC3245QSC

具有3态输出的8位双电源可配置电压接口收发器
ONSEMI

74LVXC3245QSCX

Bus Transceiver, LV/LV-A/LVX/H Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.150 INCH, MO-137, QSOP-24
FAIRCHILD

74LVXC3245QSCX

具有3态输出的8位双电源可配置电压接口收发器
ONSEMI

74LVXC3245QSCX_NL

Bus Transceiver, LV/LV-A/LVX/H Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.150 INCH, MO-137, QSOP-24
FAIRCHILD

74LVXC3245QSC_09

8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
FAIRCHILD

74LVXC3245QSC_NL

Bus Transceiver, LV/LV-A/LVX/H Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.150 INCH, MO-137, QSOP-24
FAIRCHILD

74LVXC3245TTR

OCTAL DUAL SUPPLY BUS TRANSCEIVER
STMICROELECTR

74LVXC3245WM

8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
FAIRCHILD

74LVXC3245WMX

74LVXC3245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
FAIRCHILD

74LVXC3245WMX_NL

Bus Transceiver, LV/LV-A/LVX/H Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.300 INCH, MS-013, SOIC-24
FAIRCHILD

74LVXC3245WM_09

8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs
FAIRCHILD