74LVX32MTR [STMICROELECTRONICS]

LOW VOLTAGE CMOS QUAD 2-INPUT OR GATE WITH 5V TOLERANT INPUTS; 低电压CMOS四2输入或门具有5V容限输入
74LVX32MTR
型号: 74LVX32MTR
厂家: ST    ST
描述:

LOW VOLTAGE CMOS QUAD 2-INPUT OR GATE WITH 5V TOLERANT INPUTS
低电压CMOS四2输入或门具有5V容限输入

输入元件
文件: 总8页 (文件大小:156K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74LVX32  
LOW VOLTAGE CMOS QUAD 2-INPUT OR GATE  
WITH 5V TOLERANT INPUTS  
HIGH SPEED :  
= 4.4ns (TYP.) at V = 3.3V  
t
PD  
CC  
5V TOLERANT INPUTS  
INPUT VOLTAGE LEVEL :  
V =0.8V, V =2V AT V =3V  
IL  
IH  
CC  
LOW POWER DISSIPATION:  
= 2 µA (MAX.) at T =25°C  
SOP  
TSSOP  
I
CC  
A
LOW NOISE:  
= 0.3V (TYP.) at V = 3.3V  
V
OLP  
CC  
ORDER CODES  
PACKAGE  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
TUBE  
T & R  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
SOP  
74LVX32M  
74LVX32MTR  
74LVX32TTR  
t
t
PLH  
PHL  
TSSOP  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 3.6V (1.2V Data Retention)  
V
CC  
The internal circuit is composed of 2 stages  
including buffer output, which provides high noise  
immunity and stable output.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage.  
This device can be used to interface 5V to 3V  
system. It combines high speed performance with  
the true CMOS low power consumption. All inputs  
and outputs are equipped with protection circuits  
against static discharge, giving them 2KV ESD  
immunity and transient excess voltage.  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 32  
IMPROVED LATCH-UP IMMUNITY  
POWER DOWN PROTECTION ON INPUTS  
DESCRIPTION  
The 74LVX32 is a low voltage CMOS QUAD  
2-INPUT OR GATE fabricated with sub-micron  
silicon gate and double-layer metal wiring C MOS  
technology. It is ideal for low power, battery  
operated and low noise 3.3V applications.  
2
PIN CONNECTION AND IEC LOGIC SYMBOLS  
July 2001  
1/8  
74LVX32  
INPUT EQUIVALENT CIRCUIT  
PIN DESCRIPTION  
PIN No  
SYMBOL  
NAME AND FUNCTION  
1, 4, 9, 12  
2, 5, 10, 13  
3, 6, 8, 11  
7
1A to 4A  
1B to 4B  
1Y to 4Y  
GND  
Data Inputs  
Data Inputs  
Data Outputs  
Ground (0V)  
V
14  
Positive Supply Voltage  
CC  
TRUTH TABLE  
A
B
Y
L
L
L
H
L
L
H
H
H
H
H
H
ABSOLUTE MAXIMUM RATINGS  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage  
-0.5 to +7.0  
-0.5 to +7.0  
V
V
CC  
V
DC Input Voltage  
I
O
V
DC Output Voltage  
DC Input Diode Current  
DC Output Diode Current  
DC Output Current  
-0.5 to V + 0.5  
V
CC  
I
- 20  
± 20  
mA  
mA  
mA  
mA  
°C  
°C  
IK  
I
OK  
I
± 25  
O
I
or I  
T
DC V  
or Ground Current  
CC  
± 50  
CC  
GND  
Storage Temperature  
-65 to +150  
300  
stg  
T
Lead Temperature (10 sec)  
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is  
not implied.  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Value  
Unit  
V
Supply Voltage (note 1)  
Input Voltage  
2 to 3.6  
0 to 5.5  
V
V
CC  
V
I
V
Output Voltage  
0 to V  
V
O
CC  
T
Operating Temperature  
-55 to 125  
0 to 100  
°C  
ns/V  
op  
Input Rise and Fall Time (note 2) (V = 3.3V)  
dt/dv  
CC  
1) Truth Table guaranteed: 1.2V to 3.6V  
2) V from 0.8V to 2.0V  
IN  
2/8  
74LVX32  
DC SPECIFICATIONS  
Test Condition  
Value  
-40 to 85°C -55 to 125°C Unit  
T = 25°C  
Symbol  
Parameter  
A
V
CC  
(V)  
Min. Typ. Max. Min. Max. Min. Max.  
V
High Level Input  
Voltage  
2.0  
3.0  
3.6  
2.0  
3.0  
3.6  
2.0  
1.5  
2.0  
2.4  
1.5  
2.0  
2.4  
1.5  
2.0  
2.4  
IH  
V
V
V
Low Level Input  
Voltage  
0.5  
0.8  
0.8  
0.5  
0.8  
0.8  
0.5  
0.8  
0.8  
IL  
V
High Level Output  
Voltage  
I =-50 µA  
1.9  
2.9  
2.0  
3.0  
1.9  
2.9  
1.9  
2.9  
2.4  
OH  
O
I =-50 µA  
3.0  
3.0  
2.0  
3.0  
3.0  
V
V
O
I =-4 mA  
2.58  
2.48  
O
V
Low Level Output  
Voltage  
I =50 µA  
0.0  
0.0  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
OL  
O
I =50 µA  
O
I =4 mA  
0.36  
0.44  
0.55  
O
I
Input Leakage  
Current  
I
V = 5V or GND  
3.6  
3.6  
± 0.1  
± 1  
± 1  
µA  
µA  
I
I
Quiescent Supply  
Current  
CC  
V = V  
or GND  
CC  
2
20  
20  
I
DYNAMIC SWITCHING CHARACTERISTICS  
Test Condition  
Value  
T = 25°C  
Symbol  
Parameter  
-40 to 85°C -55 to 125°C Unit  
A
V
CC  
(V)  
Min. Typ. Max. Min. Max. Min. Max.  
V
Dynamic Low  
Voltage Quiet  
Output (note 1, 2)  
0.3  
0.5  
0.8  
OLP  
3.3  
3.3  
V
-0.5  
2
-0.3  
OLV  
V
Dynamic High  
Voltage Input (note  
1, 3)  
IHD  
C = 50 pF  
V
L
V
Dynamic Low  
Voltage Input (note  
1, 3)  
3.3  
ILD  
1) Worst case package.  
2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND.  
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V ), 0V to threshold  
ILD  
(V ), f=1MHz.  
IHD  
3/8  
74LVX32  
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3ns)  
r
f
Test Condition  
Value  
T = 25°C  
Symbol  
Parameter  
-40 to 85°C -55 to 125°C Unit  
A
V
C
L
CC  
(V) (pF)  
Min. Typ. Max. Min. Max. Min. Max.  
t
t
Propagation Delay  
Time  
2.7  
2.7  
15  
50  
15  
5.8  
8.3  
4.4  
10.7  
14.2  
6.6  
1.0  
1.0  
1.0  
13.5  
17.0  
8.0  
1.0  
1.0  
1.0  
14.5  
18.0  
9.5  
PLH PHL  
ns  
ns  
(*)  
3.3  
3.3  
(*)  
50  
50  
6.9  
0.5  
0.5  
10.1  
1.0  
1.0  
11.5  
1.5  
1.0  
12.5  
1.5  
t
t
Output To Output  
Skew Time (note1,  
2)  
2.7  
OSLH  
OSHL  
(*)  
1.0  
1.5  
1.5  
3.3  
50  
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-  
ing in the same direction, either HIGH or LOW  
2) Parameter guaranteed by design  
(*) Voltage range is 3.3V ± 0.3V  
CAPACITIVE CHARACTERISTICS  
Test Condition  
Value  
T = 25°C  
Symbol  
Parameter  
-40 to 85°C -55 to 125°C Unit  
A
V
CC  
(V)  
Min. Typ. Max. Min. Max. Min. Max.  
C
Input Capacitance  
3.3  
4
10  
10  
10  
pF  
pF  
IN  
C
Power Dissipation  
Capacitance  
(note 1)  
PD  
3.3  
14  
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without  
PD  
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I  
= C x V x f + I /4 (per gate)  
CC(opr)  
PD CC IN CC  
4/8  
74LVX32  
TEST CIRCUIT  
C
R
=15/50pF or equivalent (includes jig and probe capacitance)  
L
T
= Z  
of pulse generator (typically 50)  
OUT  
WAVEFORM : PROPAGATION DELAYS (f=1MHz; 50% duty cycle)  
5/8  
74LVX32  
SO-14 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
1.75  
0.2  
MIN.  
MAX.  
0.068  
0.007  
0.064  
0.018  
0.010  
A
a1  
a2  
b
0.1  
0.003  
1.65  
0.46  
0.25  
0.35  
0.19  
0.013  
0.007  
b1  
C
0.5  
0.019  
c1  
D
45° (typ.)  
8.55  
5.8  
8.75  
6.2  
0.336  
0.228  
0.344  
0.244  
E
e
1.27  
7.62  
0.050  
0.300  
e3  
F
3.8  
4.6  
0.5  
4.0  
5.3  
0.149  
0.181  
0.019  
0.157  
0.208  
0.050  
0.026  
G
L
1.27  
0.68  
M
S
8° (max.)  
PO13G  
6/8  
74LVX32  
TSSOP14 MECHANICAL DATA  
mm.  
inch  
TYP.  
DIM.  
MIN.  
TYP  
MAX.  
1.2  
MIN.  
MAX.  
0.047  
0.006  
0.041  
0.012  
0.0089  
0.201  
0.260  
0.176  
A
A1  
A2  
b
0.05  
0.8  
0.15  
1.05  
0.30  
0.20  
5.1  
0.002  
0.031  
0.007  
0.004  
0.193  
0.244  
0.169  
0.004  
0.039  
1
0.19  
0.09  
4.9  
c
D
5
6.4  
0.197  
0.252  
E
6.2  
6.6  
E1  
e
4.3  
4.4  
4.48  
0.173  
0.65 BSC  
0.0256 BSC  
K
0°  
8°  
0°  
8°  
L
0.45  
0.60  
0.75  
0.018  
0.024  
0.030  
A2  
A
K
L
b
e
A1  
c
E
D
E1  
PIN 1 IDENTIFICATION  
1
0080337D  
7/8  
74LVX32  
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the  
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from  
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications  
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information  
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or  
systems without express written approval of STMicroelectronics.  
© The ST logo is a registered trademark of STMicroelectronics  
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES  
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco  
Singapore - Spain - Sweden - Switzerland - United Kingdom  
© http://www.st.com  
8/8  

相关型号:

74LVX32MX

Low Voltage Quad 2-Input OR Gate
FAIRCHILD

74LVX32MX

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, PDSO14, 0.150 INCH, PLASTIC, SOIC-14
TI

74LVX32MX

低压四路2输入"或"门
ONSEMI

74LVX32MX_NL

Low Voltage Quad 2-Input OR Gate
FAIRCHILD

74LVX32M_08

Low Voltage Quad 2-Input OR Gate
FAIRCHILD

74LVX32SJ

Low Voltage Quad 2-Input OR Gate
FAIRCHILD

74LVX32SJ

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, PDSO14, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC-14
TI

74LVX32SJX

Low Voltage Quad 2-Input OR Gate
FAIRCHILD

74LVX32SJX

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, PDSO14, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC-14
TI

74LVX32SJ_08

Low Voltage Quad 2-Input OR Gate
FAIRCHILD

74LVX32T

Quad 2-input OR Gate
ETC

74LVX32TTR

LOW VOLTAGE CMOS QUAD 2-INPUT OR GATE WITH 5V TOLERANT INPUTS
STMICROELECTR