74GTL2005 [SGMICRO]
Quad GTL/GTL+ to LVTTL/TTL Bidirectional Non-Latched Translator;型号: | 74GTL2005 |
厂家: | Shengbang Microelectronics Co, Ltd |
描述: | Quad GTL/GTL+ to LVTTL/TTL Bidirectional Non-Latched Translator |
文件: | 总6页 (文件大小:453K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
74GTL2005
Quad GTL/GTL+ to LVTTL/TTL
Bidirectional Non-Latched Translator
GENERAL DESCRIPTION
FEATURES
The 74GTL2005 is a quad GTL/GTL+ to LVTTL/TTL
bidirectional translating transceiver, which is used in
3.3V system interface environment. The 74GTL2005
LVTTL interface can accept voltage up to 5.5V and
access directly to TTL or 5V CMOS outputs.
● Wide Operating Voltage Range: 3.0V to 3.6V
● LVTTL Input and Output Interface Capability to
5V System Environment
● Operate as a Quad GTL/GTL+ Sampling Receiver
or as an LVTTL/TTL to GTL/GTL+ Driver
● Support Live Insertion or Extraction
● Quad Bidirectional Bus Interface
For 74GTL2005, the linearity reference voltage drops
below 0.8V. The direction control input (DIR) makes the
device operate as a GTL-to-TTL sampling receiver or
as a TTL-to-GTL interface.
● Latch-up Performance (>500mA) per JESD78
● -40℃ to +125℃ Operating Temperature Range
● Available in a Green TSSOP-14 Package
The 74GTL2005 is available in a Green TSSOP-14
package. It is specified over the -40℃ to +125℃
operating temperature range.
LOGIC DIAGRAM
FUNCTION TABLE
CONTROL INPUT
INPUT/OUTPUT
DIR
H
B (TTL)
A (GTL)
Bn = An
Inputs
Inputs
A0
+
B0
L
An = Bn
_
H = High Voltage Level
L = Low Voltage Level
A1
A2
B1
B2
74GTL2005
+
A3
B3
_
VREF
DIR
SG Micro Corp
DECEMBER 2021 – REV. A
www.sg-micro.com
Quad GTL/GTL+ to LVTTL/TTL
74GTL2005
Bi-Directional Non-Latched Translator
PACKAGE/ORDERING INFORMATION
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
DESCRIPTION
ORDERING
NUMBER
PACKAGE
MARKING
PACKING
OPTION
MODEL
SMM
XTS14
XXXXX
74GTL2005
TSSOP-14
74GTL2005XTS14G/TR
Tape and Reel, 4000
-40℃ to +125℃
MARKING INFORMATION
NOTE: XXXXX = Date Code, Trace Code and Vendor Code.
X X X X X
Vendor Code
Trace Code
Date Code - Year
Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If
you have additional comments or questions, please contact your SGMICRO representative directly.
ABSOLUTE MAXIMUM RATINGS (1)
OVERSTRESS CAUTION
1. Stresses beyond those listed in Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to
absolute maximum rating conditions for extended periods
may affect reliability. Functional operation of the device at any
conditions beyond those indicated in the Recommended
Operating Conditions section is not implied.
DC Supply Voltage, VCC.................................... -0.5V to 4.6V
(2)
DC Input Voltage, VI
A Ports............................................................ -0.5V to 4.6V
B Ports............................................................... -0.5V to 6V
(2)
DC Output Voltage, VO
Off-State or High-State
2. The input and output negative voltage ratings may be
exceeded if the input and output clamp current ratings are
observed.
A Ports............................................................ -0.5V to 4.6V
B Ports............................................................... -0.5V to 6V
Low-Level Output Current, IOL
A Ports........................................................................40mA
B Ports........................................................................80mA
High-Level Output Current, IOH ....................................-40mA
Junction Temperature.................................................+150℃
Storage Temperature Range (3) ...................-65℃ to +150℃
Lead Temperature (Soldering, 10s)............................+260℃
ESD Susceptibility
3. The performance capability of a high-performance integrated
circuit in conjunction with its thermal environment can create
junction temperatures which are detrimental to reliability.
4. Unused inputs must be held High or Low to prevent them
from floating.
5. VREF is normally 2/3 VTT, which can be set to any value
within this range depending on the application and noise
margin requirements and does not need to follow
GTL-/GTL/GTL+ specification.
HBM.............................................................................7000V
CDM ............................................................................1000V
RECOMMENDED OPERATING CONDITIONS (4)
Operating Temperature Range ....................-40℃ to +125℃
Supply Voltage, VCC ........................... 3V to 3.6V, 3.3V (TYP)
Termination Voltage, VTT
ESD SENSITIVITY CAUTION
This integrated circuit can be damaged if ESD protections are
not considered carefully. SGMICRO recommends that all
integrated circuits be handled with appropriate precautions.
Failureto observe proper handlingand installation procedures
can cause damage. ESD damage can range from subtle
performance degradation tocomplete device failure. Precision
integrated circuits may be more susceptible to damage
because even small parametric changes could cause the
device not to meet the published specifications.
GTL-..........................................0.85V to 0.95V, 0.9V (TYP)
GTL...........................................1.14V to 1.26V, 1.2V (TYP)
GTL+.........................................1.35V to 1.65V, 1.5V (TYP)
Reference Voltage, VREF
Overall (5)................................... 0.5V to 1.8V, 2/3 VTT (TYP)
GTL-............................................0.5V to 0.63V, 0.6V (TYP)
GTL...........................................0.76V to 0.84V, 0.8V (TYP)
GTL+..............................................0.87V to 1.1V, 1V (TYP)
Input Voltage, VI
DISCLAIMER
SG Micro Corp reserves the right to make any change in
circuit design, or specifications without prior notice.
A Ports............................................... 0V to 3.6V, VTT (TYP)
Except A Ports ................................. 0V to 5.5V, 3.3V (TYP)
SG Micro Corp
www.sg-micro.com
DECEMBER 2021
2
Quad GTL/GTL+ to LVTTL/TTL
74GTL2005
Bi-Directional Non-Latched Translator
PIN CONFIGURATION
(TOP VIEW)
DIR
1
2
3
4
5
6
7
14
13
12
11
10
9
VCC
B0
A0
A1
B1
VREF
A2
GND
B2
A3
B3
GND
8
GND
TSSOP-14
PIN DESCRIPTION
PIN
NAME
DIR
FUNCTION
1
2, 3, 5, 6
4
Direction Control Input.
Data Inputs/Outputs (A Side, GTL).
GTL Reference Voltage.
Ground.
A0, A1, A2, A3
VREF
7, 8, 11
13, 12, 10, 9
14
GND
B0, B1, B2, B3
VCC
Data Inputs/Outputs (B Side, TTL).
Supply Voltage.
SG Micro Corp
www.sg-micro.com
DECEMBER 2021
3
PACKAGE INFORMATION
PACKAGE OUTLINE DIMENSIONS
TSSOP-14
D
E1
E
5.94
1.78
b
e
0.42
0.65
RECOMMENDED LAND PATTERN (Unit: mm)
L
ccc C
A
SEATING PLANE
A2
A1
c
θ
H
C
Dimensions In Millimeters
Symbol
MIN
-
MOD
MAX
1.200
0.150
1.050
0.300
0.200
5.100
4.500
6.600
A
A1
A2
b
-
0.050
0.800
0.190
0.090
4.860
4.300
6.200
-
-
-
c
-
D
-
E
-
E1
e
-
0.650 BSC
L
0.450
0°
-
0.250 TYP
-
0.750
8°
H
θ
ccc
0.100
NOTES:
1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-153.
SG Micro Corp
TX00019.002
www.sg-micro.com
PACKAGE INFORMATION
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
P2
P0
W
Q2
Q4
Q2
Q4
Q2
Q4
Q1
Q3
Q1
Q3
Q1
Q3
B0
Reel Diameter
P1
A0
K0
Reel Width (W1)
DIRECTION OF FEED
NOTE: The picture is only for reference. Please make the object as the standard.
KEY PARAMETER LIST OF TAPE AND REEL
Reel Width
Reel
Diameter
A0
B0
K0
P0
P1
P2
W
Pin1
Package Type
W1
(mm)
(mm) (mm) (mm) (mm) (mm) (mm) (mm) Quadrant
TSSOP-14
13″
12.4
6.95
5.60
1.50
4.0
8.0
2.0
12.0
Q1
SG Micro Corp
TX10000.000
www.sg-micro.com
PACKAGE INFORMATION
CARTON BOX DIMENSIONS
NOTE: The picture is only for reference. Please make the object as the standard.
KEY PARAMETER LIST OF CARTON BOX
Length
(mm)
Width
(mm)
Height
(mm)
Reel Type
Pizza/Carton
13″
386
280
370
5
SG Micro Corp
www.sg-micro.com
TX20000.000
相关型号:
74GTLP1395DGVRE4
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
TI
74GTLP1395DGVRG4
Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TVSOP -40 to 85
TI
74GTLP2033DGGRE4
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
TI
74GTLP2033DGGRG4
GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48
TI
74GTLP2033DGVRE4
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
TI
74GTLP2033DGVRG4
IC GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TVSOP-48, Bus Driver/Transceiver
TI
74GTLP2034DGGRE4
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
TI
74GTLP2034DGVRE4
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
TI
74GTLP22033DGGRE4
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
TI
74GTLP22033DGGRG4
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
TI
74GTLP22033DGVRG4
GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, GREEN, PLASTIC, TVSOP-48
TI
74GTLP22034DGGRE4
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
TI
©2020 ICPDF网 联系我们和版权申明