X9C103PZT1 [RENESAS]

Digital Potentiometer;
X9C103PZT1
型号: X9C103PZT1
厂家: RENESAS TECHNOLOGY CORP    RENESAS TECHNOLOGY CORP
描述:

Digital Potentiometer

转换器
文件: 总12页 (文件大小:617K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
DATASHEET  
X9C102, X9C103, X9C104, X9C503  
Digitally Controlled Potentiometer (XDCP™)  
FN8222  
Rev 4.00  
Jan 11, 2019  
The X9C102, X9C103, X9C104, X9C503 are digitally  
controlled (XDCP) potentiometers. The device consists of a  
resistor array, wiper switches, a control section, and  
nonvolatile memory. The wiper position is controlled by a  
three-wire interface.  
Features  
• Solid-State Potentiometer  
• Three-Wire Serial Interface  
• 100 Wiper Tap Points  
The potentiometer is implemented by a resistor array  
composed of 99 resistive elements and a wiper switching  
network. Between each element and at either end are tap  
points accessible to the wiper terminal. The position of the  
wiper element is controlled by the CS, U/D, and INC inputs.  
The position of the wiper can be stored in non-volatile  
memory and then be recalled upon a subsequent power-up  
operation.  
- Wiper Position Stored in Non-volatile Memory and  
Recalled on Power-up  
• 99 Resistive Elements  
- Temperature Compensated  
- End-to-End Resistance, ±20%  
- Terminal Voltages, ±5V  
• Low Power CMOS  
- VCC = 5V  
The device can be used as a three-terminal potentiometer or  
as a two-terminal variable resistor in a wide variety of  
applications ranging from control to signal processing to  
parameter adjustment.  
- Active Current, 3mA max.  
- Standby Current, 750µA max.  
• High Reliability  
Pinout  
- Endurance, 100,000 Data Changes per Bit  
- Register Data Retention, 100 years  
X9C102, X9C103, X9C104, X9C503  
(8 LD SOIC, 8 LD PDIP)  
TOP VIEW  
• X9C102 = 1k  
• X9C103 = 10k  
• X9C503 = 50k  
• X9C104 = 100k  
INC  
U/D  
V
CC  
1
2
3
4
8
7
6
5
CS  
V /R  
L
V /R  
L
H
H
V
V
/R  
W
• Packages  
- 8 Ld SOIC  
- 8 Ld PDIP  
SS  
W
• Pb-Free Available (RoHS Compliant)  
Block Diagram  
U/D  
INC  
CS  
7-BIT  
UP/DOWN  
COUNTER  
99  
R
V
H
H/  
98  
97  
96  
V
(SUPPLY VOLTAGE)  
CC  
7-BIT  
V /R  
H
H
UP/DOWN (U/D)  
INCREMENT (INC)  
NON-VOLATILE  
MEMORY  
ONE  
OF  
CONTROL  
AND  
MEMORY  
R
/V  
W
W
ONE-  
HUNDRED  
DECODER  
RESISTOR  
ARRAY  
TRANSFER  
GATES  
DEVICE  
SELECT  
(CS)  
V /R  
L
L
2
1
0
V
(GROUND)  
SS  
STORE AND  
RECALL  
CONTROL  
CIRCUITRY  
GENERAL  
V
CC  
GND  
R /V  
L
L
R
/V  
W
DETAILED  
W
FN8222 Rev 4.00  
Jan 11, 2019  
Page 1 of 12  
X9C102, X9C103, X9C104, X9C503  
Ordering Information  
PART  
NUMBER  
PART  
MARKING  
RTOTAL  
(k)  
TEMP RANGE  
(°C)  
PACKAGE  
(RoHS Compliant)  
PACKAGE  
DWG. #  
X9C102PZ (Notes 2, 3)  
X9C102PIZ (Notes 2, 3)  
X9C102SZ (Notes 1, 2)  
X9C102SIZ (Notes 1, 2)  
X9C103PZ (Notes 2, 3)  
X9C103PIZ (Notes 2, 3)  
X9C103SZ (Notes 1, 2)  
X9C103SIZ (Notes 1, 2)  
X9C503PZ (Notes 2, 3)  
X9C503PIZ (Notes 2, 3)  
X9C503SZ (Notes 1, 2)  
X9C503SIZ (Notes 1, 2)  
X9C104PIZ (Notes 2, 3)  
X9C104SZ (Notes 1, 2)  
X9C104SIZ (Notes 1, 2)  
NOTES:  
X9C102P Z  
1
0 to +70  
-40 to +85  
0 to +70  
8 Ld PDIP  
MDP0031  
X9C102P ZI  
X9C102S Z  
X9C102S ZI  
X9C103P Z  
X9C103P ZI  
X9C103S Z  
X9C103S ZI  
X9C503P Z  
X9C503P ZI  
X9C503S Z  
X9C503S ZI  
X9C104P ZI  
X9C104S Z  
X9C104S ZI  
8 Ld PDIP  
8 Ld SOIC  
8 Ld SOIC  
8 Ld PDIP  
8 Ld PDIP  
8 Ld SOIC  
8 Ld SOIC  
8 Ld PDIP  
8 Ld PDIP  
8 Ld SOIC  
8 Ld SOIC  
8 Ld PDIP  
8 Ld SOIC  
8 Ld SOIC  
MDP0031  
M8.15E  
M8.15E  
MDP0031  
MDP0031  
M8.15  
-40 to +85  
0 to +70  
10  
-40 to +85  
0 to +70  
-40 to +85  
0 to +70  
M8.15  
50  
MDP0031  
MDP0031  
M8.15E  
M8.15E  
MDP0031  
M8.15E  
M8.15E  
-40 to +85  
0 to +70  
-40 to +85  
-40 to +85  
0 to +70  
100  
-40 to +85  
1. Add “T1” suffix for tape and reel. See TB347 for details about reel specifications.  
2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin  
plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free  
products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.  
3. Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 2 of 12  
X9C102, X9C103, X9C104, X9C503  
Pin Descriptions  
PIN  
NUMBER  
PIN NAME  
DESCRIPTION  
1
INC  
INCREMENT The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or  
decrement the counter in the direction indicated by the logic level on the U/D input.  
2
3
U/D  
UP/DOWN The U/D input controls the direction of the wiper movement and whether the counter is incremented or  
decremented.  
VH/RH  
VH/RH The high (VH/RH) terminals of the X9C102, X9C103, X9C104, X9C503 are equivalent to the fixed terminals of  
a mechanical potentiometer. The minimum voltage is -5V and the maximum is +5V. The terminology of VH/RH and VL/RL  
references the relative position of the terminal in relation to wiper movement direction selected by the U/D input and  
not the voltage potential on the terminal.  
4
5
VSS  
VSS  
VW/RW  
VW/RW VW/RW is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The  
position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically  
40.  
6
RL/VL  
RL/VL The low (VL/RL) terminals of the X9C102, X9C103, X9C104, X9C503 are equivalent to the fixed terminals of a  
mechanical potentiometer. The minimum voltage is -5V and the maximum is +5V. The terminology of VH/RH and VL/RL  
references the relative position of the terminal in relation to wiper movement direction selected by the U/D input and  
not the voltage potential on the terminal.  
7
8
CS  
CS The device is selected when the CS input is LOW. The current counter value is stored in non-volatile memory when  
CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the X9C102, X9C103,  
X9C104, X9C503 device will be placed in the low power standby mode until the device is selected once again.  
VCC  
VCC  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 3 of 12  
X9C102, X9C103, X9C104, X9C503  
Absolute Maximum Ratings  
Thermal Information  
Voltage on CS, INC, U/D and VCC with Respect to VSS . -1V to +7V  
Voltage on VH/RH and VL/RL Referenced to VSS. . . . . . . -8V to +8V  
V = |VH/RH - VL/RL|  
X9C102 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4V  
X9C103, X9C104, and X9C503 . . . . . . . . . . . . . . . . . . . . . . . .10V  
Temperature Under Bias . . . . . . . . . . . . . . . . . . . . .-65°C to +135°C  
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C  
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TB493  
*Pb-free PDIPs can be used for through-hole wave solder  
processing only. They are not intended for use in Reflow solder  
processing applications.  
I
W (10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8.8mA  
Power Rating  
X9C102 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16mW  
X9C103 X0C104, and X9C503 . . . . . . . . . . . . . . . . . . . . . .10mW  
Recommended Operating Conditions  
Commercial Temperature Range. . . . . . . . . . . . . . . . . 0°C to +70°C  
Industrial Temperature Range . . . . . . . . . . . . . . . . . .-40°C to +85°C  
Supply Voltage Range (VCC) . . . . . . . . . . . . . . . . . . . . . . . 5V ±10%  
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and  
result in failures not covered by warranty.  
Electrical Specifications Over recommended operating conditions unless otherwise stated.  
LIMITS  
TYP  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
MIN  
(Note 7)  
MAX  
UNIT  
POTENTIOMETER CHARACTERISTICS  
RTOTAL  
VVH/RH  
VVL/RL  
IW  
End-to-End Resistance Variation  
-20  
-5  
+20  
+5  
%
VH Terminal Voltage  
VL Terminal Voltage  
Wiper Current  
V
-5  
+5  
V
mA  
-4.4  
4.4  
100  
RW  
Wiper Resistance  
Wiper Current = ±1mA  
Ref 1kHz  
40  
-120  
20  
Resistor Noise (Note 8)  
Charge Pump Noise (Note 8)  
Resolution  
dBV  
@ 850kHz  
mVRMS  
%
1
Absolute Linearity (Note 4)  
Relative Linearity (Note 5)  
VW(n)(actual) - VW(n)(EXPECTED)  
-1  
+1  
MI (Note 6)  
V
W(n + 1)(ACTUAL) - [VW(n) + MI  
]
-0.2  
+0.2 MI (Note 6)  
ppm/°C  
R
TOTAL Temperature Coefficient  
TOTAL Temperature Coefficient  
X9C103, X9C503, X9C104  
X9C102  
±300 (Note 8)  
±600 (Note 8)  
±20  
R
ppm/°C  
Ratiometric Temperature Coefficient  
Potentiometer Capacitances  
ppm/°C  
CH/CL/CW  
(Note 8)  
See “Circuit #3 SPICE Macro  
Model” on page 5.  
10/10/25  
pF  
DC OPERATING CHARACTERISTICS  
ICC  
VCC Active Current  
CS = V , U/D = VIL or VIH and  
IL  
1
3
mA  
µA  
INC = 0.4V to 2.4V at Max tCYC  
ISB  
Standby Supply Current  
CS = VCC - 0.3V, U/D and  
INC = VSS or VCC - 0.3V  
200  
750  
±10  
ILI  
CS, INC, U/D Input Leakage Current  
CS, INC, U/D input HIGH Voltage  
CS, INC, U/D input LOW Voltage  
CS, INC, U/D Input Capacitance (Note 8)  
VIN = VSS to VCC  
µA  
V
VIH  
VIL  
CIN  
2
0.8  
V
VCC = 5V, VIN = VSS, TA = +25°C,  
f = 1MHz  
10  
pF  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 4 of 12  
X9C102, X9C103, X9C104, X9C503  
Electrical Specifications Over recommended operating conditions unless otherwise stated. (Continued)  
LIMITS  
TYP  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
MIN  
(Note 7)  
MAX  
UNIT  
AC OPERATION CHARACTERISTICS  
tCl  
tlD  
CS to INC Setup  
100  
100  
2.9  
1
ns  
ns  
INC HIGH to U/D Change  
U/D to INC Setup  
tDI  
µs  
tlL  
INC LOW Period  
µs  
tlH  
INC HIGH Period  
1
µs  
tlC  
INC Inactive to CS Inactive  
CS Deselect Time (STORE)  
CS Deselect Time (NO STORE)  
INC to VW/RW Change  
INC Cycle Time  
1
µs  
tCPH  
tCPH  
20  
100  
ms  
ns  
(5)  
tIW  
100  
500  
µs  
tCYC  
tCYC  
tR, tF  
tPU  
2
µs  
INC Input Rise and Fall Time  
Power-up to Wiper Stable (Note 8)  
500  
50  
µs  
µs  
V
CC Power-up Rate (Note 8)  
0.2  
V/ms  
NOTES:  
4. Absolute linearity is utilized to determine actual wiper voltage vs expected voltage = [VW(n)(actual) - VW(n)(expected )] = ±1 MI Maximum.  
5. Relative linearity is a measure of the error in step size between taps = VW(n + 1) - [VW(n) + MI] = +0.2 MI.  
6. 1 MI = Minimum Increment = RTOT/99.  
7. Typical values are for TA = +25°C and nominal supply voltage.  
8. This parameter is not 100% tested.  
Test Circuit #1  
Test Circuit #2  
Circuit #3 SPICE Macro Model  
V /R  
V /R  
R
H
H
H
R
TOTAL  
R
R
H
L
TEST POINT  
C
L
C
C
W
L
V
10pF  
S
TEST POINT  
V /R  
V
/R  
w
W
w
W
FORCE  
CURRENT  
10pF  
25pF  
V /R  
L
V /R  
L
L
L
R
W
Power-up and Down Requirements  
Endurance and Data Retention  
At all times, voltages on the potentiometer pins must be less  
than ±VCC. The recall of the wiper position from non-volatile  
memory is not in effect until the VCC supply reaches its final  
value. The VCC ramp rate specification is always in effect.  
PARAMETER  
MIN  
UNIT  
Medium Endurance  
100,000  
Data changes per bit  
per register  
Data Retention  
100  
years  
AC Conditions of Test  
Input Pulse Levels  
0V to 3V  
10ns  
Input Rise and Fall Times  
Input Reference Levels  
1.5V  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 5 of 12  
X9C102, X9C103, X9C104, X9C503  
AC Timing Diagram  
CS  
t
CYC  
t
t
t
CPH  
CI  
t
t
IH  
IC  
IL  
90%  
90%  
INC  
U/D  
10%  
t
t
t
t
R
ID  
DI  
F
t
IW  
MI (NOTE)  
V
W
NOTE: MI REFERS TO THE MINIMUM INCREMENTAL CHANGE IN THE V OUTPUT DUE TO A CHANGE IN THE WIPER POSITION.  
W
Pin Descriptions  
Principles of Operation  
There are three sections of the X9C102, X9C103, ISL9C104  
and ISL9C503: the input control, counter and decode section;  
the non-volatile memory; and the resistor array. The input control  
section operates just like an up/down counter. The output of this  
counter is decoded to turn on a single electronic switch  
connecting a point on the resistor array to the wiper output.  
Under the proper conditions, the contents of the counter can be  
stored in non-volatile memory and retained for future use. The  
resistor array is comprised of 99 individual resistors connected  
in series. At either end of the array and between each resistor is  
an electronic switch that transfers the potential at that point to  
the wiper.  
R /V and R /V  
L
L
H
H
The high (V /R ) and low (V /R ) terminals of the ISLX9C102,  
H
H
L
L
X9C103, X9C104, X9C503 are equivalent to the fixed  
terminals of a mechanical potentiometer. The minimum voltage  
is -5V and the maximum is +5V. The terminology of V /R and  
H
H
V /R references the relative position of the terminal in relation  
L
L
to wiper movement direction selected by the U/D input and not  
the voltage potential on the terminal.  
RW/V  
W
V /R is the wiper terminal, and is equivalent to the movable  
W
W
terminal of a mechanical potentiometer. The position of the  
wiper within the array is determined by the control inputs. The  
wiper terminal series resistance is typically 40.  
The wiper, when at either fixed terminal, acts like its  
mechanical equivalent and does not move beyond the last  
position. That is, the counter does not wrap around when  
clocked to either extreme.  
Up/Down (U/D)  
The U/D input controls the direction of the wiper movement  
and whether the counter is incremented or decremented.  
The electronic switches on the device operate in a  
“make-before-break” mode when the wiper changes tap  
positions. If the wiper is moved several positions, multiple taps  
are connected to the wiper for tIW (INC to VW/RW change). The  
Increment (INC)  
The INC input is negative-edge triggered. Toggling INC will  
move the wiper and either increment or decrement the counter  
in the direction indicated by the logic level on the U/D input.  
RTOTAL value for the device can temporarily be reduced by a  
significant amount if the wiper is moved several positions.  
Chip Select (CS)  
When the device is powered-down, the last wiper position  
stored will be maintained in the non-volatile memory. When  
power is restored, the contents of the memory are recalled and  
the wiper is reset to the value last stored.  
The device is selected when the CS input is LOW. The current  
counter value is stored in non-volatile memory when CS is  
returned HIGH while the INC input is also HIGH. After the store  
operation is complete the ISLX9C102, X9C103, X9C104,  
X9C503 device will be placed in the low power standby mode  
until the device is selected once again.  
The internal charge pump allows a wide range of voltages  
(from -5V to 5V) applied to XDCP terminals yet given a  
convenience of single power supply. The typical charge pump  
noise of 20mV at 850kHz should be taken in consideration  
when designing an application circuit.  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 6 of 12  
X9C102, X9C103, X9C104, X9C503  
Instructions and Programming  
Mode Selection  
The INC, U/D and CS inputs control the movement of the wiper  
along the resistor array. With CS set LOW, the device is selected  
and enabled to respond to the U/D and INC inputs. HIGH to  
LOW transitions on INC will increment or decrement (depending  
on the state of the U/D input) a 7-bit counter. The output of this  
counter is decoded to select one of one-hundred wiper positions  
along the resistive array.  
CS  
INC  
U/D  
MODE  
L
H
Wiper Up  
L
L
Wiper Down  
H
X
Store Wiper Position  
H
X
L
X
X
Standby Current  
No Store, Return to Standby  
The value of the counter is stored in non-volatile memory  
whenever CS transitions HIGH while the INC input is also  
HIGH.  
L
L
H
L
Wiper Up (not recommended)  
Wiper Down (not recommended)  
The system may select the X9Cxxx, move the wiper and  
deselect the device without having to store the latest wiper  
position in non-volatile memory. After the wiper movement is  
performed as previously described and once the new position  
is reached, the system must keep INC LOW while taking CS  
HIGH. The new wiper position will be maintained until changed  
by the system or until a power-down/up cycle recalled the  
previously stored data.  
Symbol Table  
WAVEFORM  
INPUTS  
OUTPUTS  
Must be  
steady  
Will be  
steady  
May change  
from Low to  
High  
Will change  
from Low to  
High  
This procedure allows the system to always power-up to a pre-  
set value stored in non-volatile memory; then during system  
operation, minor adjustments could be made. The adjustments  
might be based on user preference, i.e.: system parameter  
changes due to temperature drift, etc.  
May change  
from High to  
Low  
Will change  
from High to  
Low  
Don’t Care:  
Changes  
Allowed  
Changing:  
State Not  
Known  
N/A  
Center Line  
is High  
Impedance  
The state of U/D may be changed while CS remains LOW. This  
allows the host system to enable the device and then move the  
wiper up and down until the proper trim is attained.  
Performance Characteristics  
Contact the factory for more information.  
Applications Information  
Electronic digitally controlled (XCDP) potentiometers provide  
three powerful application advantages:  
1. The variability and reliability of a solid-state potentiometer.  
2. The flexibility of computer-based digital controls.  
3. The retentivity of non-volatile memory used for the storage  
of multiple potentiometer settings or data.  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 7 of 12  
X9C102, X9C103, X9C104, X9C503  
Basic Configurations of Electronic Potentiometers  
V
R
V
R
V /R  
H
H
V
/R  
W
W
V /R  
L
L
I
THREE TERMINAL POTENTIOMETER;  
VARIABLE VOLTAGE DIVIDER  
TWO TERMINAL VARIABLE RESISTOR;  
VARIABLE CURRENT  
Basic Circuits  
+V  
+V  
+V  
+5V  
R
1
LM308A  
V
+V  
+
S
+5V  
V
O
V
W
OP-07  
+
X
V
-5V  
REF  
V
/R  
W
V
W
OUT  
R
2
-5V  
R
1
V
/R  
W
W
V
= V /R  
W W  
OUT  
V
= (1+R /R )V  
2 1 S  
O
(a)  
(b)  
BUFFERED REFERENCE VOLTAGE  
CASCADING TECHNIQUES  
NONINVERTING AMPLIFIER  
R
R
2
1
LT311A  
V
V
V (REG)  
O
317  
S
IN  
V
S
V
O
100k  
+
R
1
+
V
O
I
adj  
TL072  
R
10k  
10k  
2
R
R
2
1
10k  
V
V
= {R /(R + R )} V (MAX)  
1 1 2 O  
= {R /(R + R )} V (MIN)  
UL  
LL  
V
(REG) = 1.25V (1+R /R )+I  
R
1
1
2
O
O
2
1
adj 2  
+12V  
-12V  
(FOR ADDITIONAL CIRCUITS SEE AN1145)  
COMPARATOR WITH HYSTERESIS  
VOLTAGE REGULATOR  
OFFSET VOLTAGE ADJUSTMENT  
Revision History  
Rev.  
Date  
Description  
4.00  
Jan 11, 2019 Updated Ordering Information table to remove Obsolete and Retired parts.  
Added Revision History.  
Updated PODs for X9C102, X9C104, and X9C503 SOICs from: MDP0027 to: M8.15E and X9C103 SOIC from:  
MDP0027 to: M8.15, to include the Land Pattern design and convert dimensions from table to graphics.  
Updated Intersil disclaimer to Renesas disclaimer.  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 8 of 12  
X9C102, X9C103, X9C104, X9C503  
For the most recent package outline drawing, see M8.15.  
Package Outline Drawings  
M8.15  
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE  
Rev 4, 1/12  
DETAIL "A"  
1.27 (0.050)  
0.40 (0.016)  
INDEX  
AREA  
6.20 (0.244)  
5.80 (0.228)  
0.50 (0.20)  
x 45°  
0.25 (0.01)  
4.00 (0.157)  
3.80 (0.150)  
8°  
0°  
1
2
3
0.25 (0.010)  
0.19 (0.008)  
SIDE VIEW “B”  
TOP VIEW  
2.20 (0.087)  
1
8
SEATING PLANE  
0.60 (0.023)  
1.27 (0.050)  
1.75 (0.069)  
5.00 (0.197)  
4.80 (0.189)  
2
3
7
6
1.35 (0.053)  
-C-  
4
5
0.25(0.010)  
0.10(0.004)  
1.27 (0.050)  
0.51(0.020)  
0.33(0.013)  
5.20(0.205)  
SIDE VIEW “A  
TYPICAL RECOMMENDED LAND PATTERN  
NOTES:  
9. Dimensioning and tolerancing per ANSI Y14.5M-1994.  
10. Package length does not include mold flash, protrusions or gate burrs.  
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006  
inch) per side.  
11. Package width does not include interlead flash or protrusions. Interlead  
flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.  
12. The chamfer on the body is optional. If it is not present, a visual index  
feature must be located within the crosshatched area.  
13. Terminal numbers are shown for reference only.  
14. The lead width as measured 0.36mm (0.014 inch) or greater above the  
seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).  
15. Controlling dimension: MILLIMETER. Converted inch dimensions are not  
necessarily exact.  
16. This outline conforms to JEDEC publication MS-012-AA ISSUE C.  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 9 of 12  
X9C102, X9C103, X9C104, X9C503  
For the most recent package outline drawing, see M8.15E.  
M8.15E  
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE  
Rev 0, 08/09  
4
4.90 ± 0.10  
A
DETAIL "A"  
0.22 ± 0.03  
B
6.0 ± 0.20  
3.90 ± 0.10  
4
PIN NO.1  
ID MARK  
5
(0.35) x 45°  
4° ± 4°  
0.43 ± 0.076  
1.27  
0.25 M C A B  
SIDE VIEW “B”  
TOP VIEW  
1.75 MAX  
1.45 ± 0.1  
0.25  
GAUGE PLANE  
C
SEATING PLANE  
0.175 ± 0.075  
SIDE VIEW “A  
0.10 C  
0.63 ±0.23  
DETAIL "A"  
(0.60)  
(1.27)  
NOTES:  
(1.50)  
1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.  
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.  
3. Unless otherwise specified, tolerance : Decimal ± 0.05  
(5.40)  
4. Dimension does not include interlead flash or protrusions.  
Interlead flash or protrusions shall not exceed 0.25mm per side.  
The pin #1 identifier may be either a mold or mark feature.  
Reference to JEDEC MS-012.  
5.  
6.  
TYPICAL RECOMMENDED LAND PATTERN  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 10 of 12  
X9C102, X9C103, X9C104, X9C503  
For the most recent package outline drawing, see MDP0031.  
Plastic Dual-In-Line Packages (PDIP)  
E
N
D
PIN #1  
INDEX  
A2  
A
E1  
SEATING  
PLANE  
L
c
A1  
NOTE 5  
1
2
N/2  
eA  
eB  
e
b
b2  
MDP0031  
PLASTIC DUAL-IN-LINE PACKAGE  
INCHES  
SYMBOL  
PDIP8  
0.210  
0.015  
0.130  
0.018  
0.060  
0.010  
0.375  
0.310  
0.250  
0.100  
0.300  
0.345  
0.125  
8
PDIP14  
0.210  
0.015  
0.130  
0.018  
0.060  
0.010  
0.750  
0.310  
0.250  
0.100  
0.300  
0.345  
0.125  
14  
PDIP16  
0.210  
0.015  
0.130  
0.018  
0.060  
0.010  
0.750  
0.310  
0.250  
0.100  
0.300  
0.345  
0.125  
16  
PDIP18  
PDIP20  
0.210  
0.015  
0.130  
0.018  
0.060  
0.010  
1.020  
0.310  
0.250  
0.100  
0.300  
0.345  
0.125  
20  
TOLERANCE  
MAX  
NOTES  
A
A1  
A2  
b
0.210  
0.015  
0.130  
0.018  
0.060  
0.010  
0.890  
0.310  
0.250  
0.100  
0.300  
0.345  
0.125  
18  
MIN  
±0.005  
±0.002  
b2  
c
+0.010/-0.015  
+0.004/-0.002  
±0.010  
D
1
2
E
+0.015/-0.010  
±0.005  
E1  
e
Basic  
eA  
eB  
L
Basic  
±0.025  
±0.010  
N
Reference  
Rev. C 2/07  
NOTES:  
17. Plastic or metal protrusions of 0.010” maximum per side are not included.  
18. Plastic interlead protrusions of 0.010” maximum per side are not included.  
19. Dimensions E and eA are measured with the leads constrained perpendicular to the seating plane.  
20. Dimension eB is measured with the lead tips unconstrained.  
21. 8 and 16 lead packages have half end-leads as shown.  
FN8222 Rev 4.00  
Jan 11, 2019  
Page 11 of 12  
Notice  
1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for  
the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by  
you or third parties arising from the use of these circuits, software, or information.  
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or  
arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application  
examples.  
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.  
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by  
you or third parties arising from such alteration, modification, copying or reverse engineering.  
5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the  
product’s quality grade, as indicated below.  
"Standard":  
Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic  
equipment; industrial robots; etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.  
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are  
not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause  
serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all  
liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or  
other Renesas Electronics document.  
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the  
reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation  
characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified  
ranges.  
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a  
certain rate and malfunctions under certain use conditions. Unless designated as  
a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas  
Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury  
or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to  
redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult  
and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.  
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and  
sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics  
products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable  
laws and regulations.  
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws  
or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or  
transactions.  
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third  
party in advance of the contents and conditions set forth in this document.  
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.  
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.  
(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.  
(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.  
(Rev.4.0-1 November 2017)  
SALES OFFICES  
Refer to "http://www.renesas.com/" for the latest and detailed information.  
http://www.renesas.com  
Renesas Electronics Corporation  
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics America Inc.  
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.  
Tel: +1-408-432-8888, Fax: +1-408-434-5351  
Renesas Electronics Canada Limited  
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004  
Renesas Electronics Europe Limited  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-651-700  
Renesas Electronics Europe GmbH  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327  
Renesas Electronics (China) Co., Ltd.  
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679  
Renesas Electronics (Shanghai) Co., Ltd.  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999  
Renesas Electronics Hong Kong Limited  
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022  
Renesas Electronics Taiwan Co., Ltd.  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670  
Renesas Electronics Singapore Pte. Ltd.  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300  
Renesas Electronics Malaysia Sdn.Bhd.  
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510  
Renesas Electronics India Pvt. Ltd.  
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India  
Tel: +91-80-67208700, Fax: +91-80-67208777  
Renesas Electronics Korea Co., Ltd.  
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5338  
© 2018 Renesas Electronics Corporation. All rights reserved.  
Colophon 7.2  
All trademarks and registered trademarks are the property of their respective owners.  

相关型号:

X9C103S

Digitally Controlled Pot (XDCP)
INTERSIL

X9C103S

E2POT⑩ Nonvolatile Digital Potentiometer
XICOR

X9C103SI

Digitally Controlled Pot (XDCP)
INTERSIL

X9C103SI

E2POT⑩ Nonvolatile Digital Potentiometer
XICOR

X9C103SIT1

Digital Potentiometer, 1 Func, 10000ohm, Increment/decrement Control Interface, 100 Positions, CMOS, PDSO8, PLASTIC, SOIC-8
XICOR

X9C103SIZ

Digitally Controlled Pot (XDCP)
INTERSIL

X9C103SIZ

Digitally Controlled Potentiometer (XDCP™); PDIP8, SOIC8; Temp Range: See Datasheet
RENESAS

X9C103SIZT1

Wiper Position Stored in Non-volatile Memory and Recalled on Power-up
INTERSIL

X9C103SIZT1

Digitally Controlled Potentiometer (XDCP™); PDIP8, SOIC8; Temp Range: See Datasheet
RENESAS

X9C103SM

E2POT⑩ Nonvolatile Digital Potentiometer
XICOR

X9C103SMB

Digital Potentiometer, 10000ohm, Increment/decrement Control Interface, 100 Positions, PDSO8, PLASTIC, SOIC-8
XICOR

X9C103SMT1

Digital Potentiometer, 10000ohm, Increment/decrement Control Interface, 100 Positions, PDSO8, PLASTIC, SOIC-8
XICOR