M65849CFP [RENESAS]
SINGLE CHIP SURROUND PROCESSOR; 单芯片环绕声处理器
| 型号： | M65849CFP |
| 厂家： | 
RENESAS TECHNOLOGY CORP |
| 描述： | SINGLE CHIP SURROUND PROCESSOR |
| 文件： | 总23页 (文件大小：298K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
M65849CFP
SINGLE CHIP SURROUND PROCESSOR
REJ03F0020-0100Z
Rev.1.00
Sep.04.2003
Description
The M65849CFP is a CMOS IC built-in Digital circuit andmixing amplifiers.
It is suitable for adding effects to Mini Stereo, CD-Radio Cassetteand TV.
This IC can be used Dolby Surround.
Features
•
•
•
•
•
•
•
Built- in digital delay,mixing amplifiers,input output selector
achieve a surround system with a single chip.
Delay volume,feedback volume Built-in
ADM digital delay,16kbit SRAM Built-in
Selection of 8 steps delay time in a range between 9.2msec and 196.6msec
Built- in automatic reset circuit activated with power on
5V single power supply
RECOMMENDED OPERATING CONDITION
•
Supply voltage range ……….Vcc=4.5 to 5.5V
SYSTEM CONFIGURATION
M65849CFP
Digital Surround
Lch OUT
Lch IN
+
Mixing
Volume
i(L+R)
i(L-R)
DIGITAL
DELAY
+
-1
MIC OUT
SW
MICIN
Rch IN
Input
Output Selector
Feed Back Volume
Selector
Rch OUT
+
Rev.1.00, Sep.04.2003, page 1 of 22
M65849CFP
PIN CONFIGURATION
NC
NC
MCLKCONT
TEST1
MVOL IN
MIC IN
CLOCK
NC
LATCH
Lch IN
DATA
Rch IN
AD CONT
DA CONT
Vcc
DELAYOUT
Lch OUT
Rch OUT
REF
DELAYSOURCE OUT
TEST OUT
LPF1 IN 1
LPF1 IN 2
LPF1 OUT
AD INT IN
AD INT OUT
GND
MIC OUT
FVOL IN
LPF2 OUT
LPF2 IN 2
LPF2 IN 1
DA INT OUT
DA INT IN
NC
NC
36P N SSOP
Rev.1.00, Sep.04.2003, page 2 of 22
M65849CFP
Block Diagram
36 35 34 33
32 31
30 29 28 27 26
1/2Vcc
25 24 23 22 21
20 19
NC
NC
NC
+
MIC OUT
SW
INPUT
SEL
+
LPF
D/A
I (MIC)
I (L+R)
I (L- R)
O (NOMAL)O (L+R) O (L- R)
F.B
VOL
16kSRAM
OUTPUT
SEL
(ECHOMIX)
OUTPUT
SEL
- 1
MIX
MAIN LOGIC
A/D
VOL
+
MCLK
LPF
µ - COM I/F
TEST1
3
Vcc
9
TEST OUT
GND
NC
18
NC
1
4
5
6
7
8
10 11 12
13 14 15 16
2
17
: Schmitt Trigger Buffer
: Nonconnect (This terminal can use relay terminal)
NC
Rev.1.00, Sep.04.2003, page 3 of 22
M65849CFP
Pin Description
No.
Symbol
Name
I/O
Function
1
NC
NON CONNECT
—
This terminal can use relay terminal for
external
2
3
MCLKCONT
TEST1
Oscillator Input
Test pin
I
I
Controls builts- in clock generation circuit with
external R
Test mode change “H ”Normal/“L ”Test
(Be sure connect to Vcc at Normal mode)
Clock input via serial bas
4
CLOCK
CLOCK
I
5
LATCH
LATCH
I
Latch input via serial bas
6
DATA
DATA
I
Data input via serial bas
7
AD CONT
DA CONT
Vcc
A/D Control
D/A Control
Power Supply
Delay source output
—
—
—
O
Decide the time constant of A/D
Decide the time constant of D/A
8
9
10
DERAYSOURCE
OUT
L+R)or (L- R)or (MIC)signal Output
11
TEST OUT
Test output
O
Output (Test mode)
(Be sure to open at Normal mode)
Prefilter placed before A/D converter for
digital delay
12
13
14
15
16
LPF1 IN 1
LPF1 IN 2
LPF1 OUT
AD INT IN
AD INT OUT
Low Pass Filter 1 Input 1
Low Pass Filter 1 Input 2
Low Pass Filter 1 Output
A/D Integrator Input
I
I
O
I
To form D/A converter Integrator by
connecting
A/D Integrator Output
O
external capacitor
17
18
GND
NC
GND
—
—
NON CONNECT
This terminal can use relay terminal for
external
19
NC
NON CONNECT
—
This terminal can use relay terminal for
external
20
21
22
23
24
25
26
27
28
29
30
31
32
33
DA INT IN
DA INT OUT
LPF2 IN 1
LPF2 IN 2
LPF2 OUT
FVOL IN
MIC OUT
REF
D/A Integrator Input
D/A Integrator Output
Low Pass Filter 2 Input 1
Low Pass Filter 2 Input 2
Low Pass Filter 2 Output
Feedback Volume Input
Microphone Output
Reference
I
Form Integrator with External C
O
I
Form Low Pass Filter with External C,R
I
O
I
Feedback Volume Input
Microphone Output
1/2 Vcc Output,Connect External C
Rch Mixing Output
Lch Mixing Output
Delay Signal Output
Rch Input
O
—
O
O
O
I
Rch OUT
Lch OUT
DELAYOUT
Rch IN
Rch Output
Lch Output
DELAY Output
Rch Input
Lch IN
Lch Input
I
Lch Input
NC
NON CONNECT
—
This terminal can use relay terminal for
external
34
35
36
MIC IN
MVOL IN
NC
Microphone Input
Mix Volume Input
NON CONNECT
I
Microphone Input
Mix Volume Input
I
—
This terminal can use relay terminal for
external
Rev.1.00, Sep.04.2003, page 4 of 22
M65849CFP
Absolute Maximum Ratings
No.
Vcc
Icc
Parameter
Conditions
Ratings
6.5
Units
V
Supply voltage
Circuit Current
Power dissipation
50.0
mA
mW
°C
Pd
325
Topr
Operating
-20 to +75
Temperature
Tstg
Storage Temperature
-40 to +125
°C
Recommended Operating Conditions
Limits
Min.
4.5
2.4
0
No.
Parameter
Conditions
Units
Typ.
5.0
—
Max.
5.5
Vcc
0.8
5
Vcc
VIH
Supply Voltage
V
High Input Voltage
Low Input Voltage
CLOCK Frequency
4, 5, 6
4, 5, 6
V
VIL
—
V
fck
3
4
MHz
Thermal Derating
1500
1000
500
1080mW
540mW
0
25
50
75 100
150
0
125
Ambient Temperature Ta [˚C]
Rev.1.00, Sep.04.2003, page 5 of 22
M65849CFP
Electrical Characteristics
(Ta =25°C, Vcc =5V ,f =1kHz ,Vi =200mVrms Unless Otherwise Noted )
Limits
Min.
—
Symbol Parameter
Conditions
Units
Typ.
Max.
Total
Icc
Circuit
No Signal
32
70
mA
Current
DIGITAL
DELAY
Td
Delay Time
Refer to Delay time Control
7.8
13.1
18.3
24.5
41.8
83.6
125.4
167.1
-3
9.2
10.6
17.7
24.7
33.0
56.6
113.0
169.6
226.1
3
ms
15.4
21.5
28.7
49.2
98.3
147.5
196.6
0
Gv
Voltage Gain
dB
%
THD
Output
Td=9.2ms
30kHz LPF
—
0.3
0.6
Distortion
Td=15.4ms
Td=21.5ms
Td=28.7ms
Td=49.2ms
Td=98.3ms
Td=147.5ms
Td=196.6ms
30kHz LPF
30kHz LPF
30kHz LPF
30kHz LPF
30kHz LPF
30kHz LPF
30kHz LPF
—
0.3
0.6
—
0.3
0.6
—
0.5
1.0
—
0.7
1.4
—
1.0
2.0
—
1.5
3.0
—
2.0
4.0
Vomax
No
Maximum
Output
Voltage
30kHz LPF
THD=10%
0.7
1.0
—
Vrms
dBV
Output
Noise
Voltage
Td=9.2ms
Vi=0mVrms
Rg=620Ω
JIS-A
—
—
—
—
—
—
—
—
-92
-92
-92
-90
-90
-87
-82
-77
-80
-80
-80
-75
-75
-72
-70
-62
Td=15.4ms
Vi=0mVrms
Rg=620Ω
JIS-A
Td=21.5ms
Vi=0mVrms
Rg=620Ω
JIS-A
Td=28.7ms
Vi=0mVrms
Rg=620Ω
JIS-A
Td=49.2ms
Vi=0mVrms
Rg=620Ω
JIS-A
Td=98.3ms
Vi=0mVrms
Rg=620Ω
JIS-A
Td=147.5ms
Vi=0mVrms
Rg=620Ω
JIS-A
Td=196.6ms
Vi=0mVrms
Rg=620Ω
JIS-A
Rev.1.00, Sep.04.2003, page 6 of 22
M65849CFP
(Ta =25°C, Vcc =5V ,f =1kHz ,Vi =200mVrms Unless Otherwise Noted )
Limits
Min.
Symbol Parameter
Conditions
Units
Typ.
-3
Max.
0
MIX
Gv
Voltage Gain Volume max
FB VOL -6
Mix VOL 0
—
dB
VOLUME
FEEDBACK
VOLUME
3
6
ATT
MAX
Maximum
ATT.
Volume min JIS-A
-70
-60
dB
%
THD
Output
Volume max
30kHz LPF
RL=47kΩ
—
0.15
0.30
Distortion
Vomax
No
Maximum
Output
Voltage
Volume max
30kHz LPF
RL=47kΩ
1.1
1.4
-98
—
Vrms
dBV
THD=10%
+3dB- 0dB
Output
Noise
Voltage
Volume max
JIS-A
—
-90
Rg=620Ω
Voff
Offset
Voltage
Mix Volume
Voltage
—
—
±1.6
mV
(3dB,0dB)
LINE AMP.
Gv
Voltage Gain
-3
0
-3
dB
%
THD
Output
30kHz LPF
—
0.01
0.03
Distortion
Vomax
No
Maximum
Output
Voltage
30kHz LPF
THD=10%
RL=10kΩ
1.2
—
1.8
-98
- 90
—
Vrms
dBV
dB
Output
Noise
Voltage
DELAYOFF MODE
-90
- 60
JIS-A Rg=620 Ω
CS
Channel
DMIXSW OFF
—
Separation
LchIN
RchOUT
f=400Hz JIS-A
Zi
Input
21
30
—
kΩ
Impedance
Rev.1.00, Sep.04.2003, page 7 of 22
M65849CFP
Construction of Diagram
Lch
in
Lch
out
non- polar
non- polar
30
35 25
24
+
32
29
(ECHOMIX)
OUTPUT
SEL
DELAY
INPUT
SEL
MIX
MIC
out
O(NORMAL)MIC OUT
VOL
I(L+R)
I(MIC)
I(L- R)
SW
- 1
O(L+R)
+
34
26
O(L- R)
MIC
in
FB
VOL
+
31
28
10
12
Rch
in
Rch
out
M65849CFP
non- polar
•
•
•
•
•
•
DELAY TIME
There are 8 kinds of Delay Time which are from 9.2ms to 196.6ms.
FEEDBACK VOLUME
There are 8 kinds of ATT. level which are from –3dB to –15dB,-∞dB.
MIX VOLUME
There are 8 kinds of ATT. level which are from +3dB to –15dB,-∞dB.
INPUTSELECTOR
This is the input selector which selects I(CLOCKOFF),I(L+R),I(L- R)or I(MIC).
OUTPUTSELECTOR
This is the output selector which selects O(NORMAL),O(L+R),O(L- R)or O(ECHOMIX).
MIC SWITCH
This is the ON/OFF switch for the Microphone signal.
Rev.1.00, Sep.04.2003, page 8 of 22
M65849CFP
Operation Mode Settings
Operation mode is controlled by the 16- bit serial data inputted in accordance with the following timing.
•
The (DATA is reading at the rising edge of the CLOCK and the last 16- bits are loaded at the rising edge of the
LATCH.) Operation Mode Settings Operation Mode Settings
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15
DATA
6
4
CLOCK
LATCH
5
Data No.
D0
Control Block
Control Explanation
DELAY TIME
There are 8 kinds of Delay Time which are from 9.2ms to 196.6ms.
D1
D2
D3
INPUT SELECTOR
This is the input selector which selects I(CLKOFF), I(L- R),I(L+R)or I(MIC).
D4
D5
OUTPUT SELECTOR
This is the output selector which selects NORMAL),O(L+R),O(L - R)or
O(ECOMIX)
D6
D7
MICOUT SW
MIX VOL
This is the ON/OFF switch for the Microphone signal.
D8
There are 8 kinds of ATT.level which are from 3dB to –15dB,-∞dB (3dB step).
D9
D10
D11
D12
D13
D14
D15
FEED BACK VOL
ADDRESS
There are 8 kinds of ATT.level which are from 3dB or –15dB,- ∞dB (2dB
step).
D14=(L),D15=(H)DATA Load,the others cancel.
Rev.1.00, Sep.04.2003, page 9 of 22
M65849CFP
Description of Control
Delay Time Control
The Cut Off
Frequency
of LPF
Control Data
DELAY TIME
D0 D1 D2
L
H
L
L
L
L
L
9.2 msec
15.4 msec
21.5 msec
28.4 msec
49.2 msec
98.3 msec
147.5 msec
196.6 msec
H
H
L
L
7.3KHz
3.1KHz
H
L
L
H
H
H
H
H
L
L
H
H
H
IInput Selector Control
Output Selector Control
Control Data
Control Data
INPUT SELECTOR
OUTPUT SELECTOR
D3 D4
D5 D6
L
H
L
L
L
I (L +R)
I (L -R)
L
H
L
L
L
O (L + R)
O (L - R)
H
H
I (MIC)
H
H
O (ECHOM IX)
O (NOR MAL)
H
I (CLKOFF)
H
Rev.1.00, Sep.04.2003, page 10 of 22
M65849CFP
Microphone Output
Switch Control
Control Data
MICOUT SW ITCH
D7
L
SW OFF
SW ON
Feedback volume Control
H
Control Data
FEEDBACK
VOLUME
D11 D12 D13
L
H
L
L
L
L
L
- 3dB
- 5dB
- 7dB
- 9dB
- 11dB
- 13dB
- 15dB
-∞
Mix volume Control
Control Data
DELAY VOL
H
H
L
L
D8 D9 D10
H
L
L
L
H
L
L
L
L
L
+ 3dB
0dB
H
H
H
H
H
L
L
H
H
L
L
- 3dB
- 6dB
- 9dB
- 12dB
- 15dB
-∞
H
H
H
L
L
H
H
H
H
H
H
L
L
H
H
Address Control
H
Control Data
ADDRESS
D14 D15
L
H
L
L
L
DATA CANCEL
H
H
DATA LOAD
H
DATA CANCEL
Rev.1.00, Sep.04.2003, page 11 of 22
M65849CFP
Serial Data Input Timing
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15
6
DATA
t1
t5 t
6
4
CLOCK
t2 t
3
t4 t7 t8
LATCH
5
Symbol
Name
Min.
1000
400
400
800
400
400
400
400
Typ.
—
Max.
—
Units
ns
t1
t2
t3
t4
t5
t6
t7
t8
CLOCK clock width
CLOCK “L” pulse width
CLOCK “H” pulse width
LATCH rise hold time
DATA setup time
DATA hold time
—
—
ns
—
—
ns
—
—
ns
(t1)/2
(t1)/2
—
—
ns
—
ns
LATCH “H” pulse width
CLOCKsetup time
—
ns
—
—
ns
The Power On Reset
When the IC is supplied Vcc,the reset circuit is on and after about 120ms *1(Vcc=5V, C 27 =100 µF )the reset circuit is
off automatically.
D0
D1
L
D2
L
D3
D4
L
D5
H
D6
H
D7
L
D8
H
D9
H
D10
H
D11
H
D12
H
D13
H
D14
L
D15
L
L
H
9.2ms
I(L+R)
NORMAL
MICSW -∞
-∞
DATA LOAD
OFF
*1 The Reset Time
The rest time depends on the external C of 27 pin and the time can be calculated as follows.
The reset time (ms) = 2.5 × C (µF)
example • In the case of C = 47 µF
The reset time = 2.5 × 47 =117.5 (ms)
Rev.1.00, Sep.04.2003, page 12 of 22
M65849CFP
Clock oscillator circuit
This IC incorporates a current control type clock oscillator circuit in it,thus providing circuit configuration just by
connecting an Rc for current control pin 2 (CLK).
Fully internal clock supply prevents occurrence of undesired radiation without affecting any external circuit.
The oscillator frequency fck is following.
fck = 4MHz (Rc = 22Ω)
DC Current
Clock
oscillator
circuit
2
Rc
Clock frequency: fck
Rev.1.00, Sep.04.2003, page 13 of 22
M65849CFP
The Auto Muting
The auto muting is active upon the power- on and the changing delay time for rejecting theshock noise.
•
Upon Power- on
Reset Time
Mute Time
Power On
Cancel Reset
Cancel Mute
•
Upon Changing Delay Time
Delay Signal Before
Change Mode
Delay Signal After
Change Mode
Mute Time
Instruction to
Change Delay Time
Cancel Mute
The Mute Time is set by Delay Time as follows.
MUTE TI ME
Typ
DELAY TI ME
9.2 to 196.6ms
410ms
Rev.1.00, Sep.04.2003, page 14 of 22
M65849CFP
The LPF Of The Input &Output Stage Of The Digital Delay
The circuit of the LPF is as follows.
C2
C1, C2 : External C
C1
10kΩ
Internal of IC
SD
12 or 22pin
13 or 23pin
14 or 24 pin
LD
10kΩ
10kΩ
24kΩ
SD
LD
SD
LD
-
INPUT
OUTPUT
+
24kΩ
24kΩ
The accuracy of the internal resisters are about ±30%.
DELAY TI ME
SW
9.2 to 49.2 ms
SD
(SHORT DELAY )
LD
98.3 to 196.6 ms
(LONG DELAY )
* The cut off frequency is calculated by the following formulas.
•
Surround
1
fc=
2π×10kΩ× C1×C2
•
Echo
1
fc=
2π×24kΩ× C1×C2
The quality factor (Q)is as follows under the conditions of both Short Delay &Long Delay.
1
3
C1
C2
Q=
At all the cut off frequency is decided by the external C.
We recommend C1=0.0047 µF,C2=0.001 µF.
Under this condition,fc and “are as follows.
Surround fc = 7.3kHz Q = 0.72
Echo
fc = 3.1kHz
•
The Cut Off Frequency of LPF means the cut off frequency of the each stage (A/D &D/A) and doesn ’t mean the
total cut off frequency.
Rev.1.00, Sep.04.2003, page 15 of 22
M65849CFP
Electrical Characteristics
(Ta = 25°C, Vcc = 5V, f = 1kHz, Vi = 200m Vrms, fck = 4MHz Unless Otherwise Noted )
Serial data
setting condition
*NOTE 1
Symbol Parameter Conditions
Input
Output Remark
D0
D1
D2
Total
Icc
Circuit
No Signal
—
—
—
—
—
Current
DIGITAL Td
DELAY
Delay Time
Td=9.2ms
L
L
L
—
Vo3
Td=15.4ms
Td=21.5ms
Td=28.7ms
Td=49.2ms
Td=98.3ms
Td=147.5ms
Td=196.6ms
L
L
H
L
L
H
H
L
L
H
L
H
H
H
H
—
L
H
L
H
H
—
H
—
Gv
Voltage
Gain
Vi32
Vi32
Vo24
Vo24
THD
Output
30kHz LPF
Td=9.2ms
L
L
L
Distortion
Td=15.4ms
Td=21.5ms
Td=28.7ms
Td=49.2ms
Td=98.3ms
Td=147.5ms
Td=196.6ms
L
L
H
L
L
H
H
L
L
H
L
H
H
H
H
—
L
H
L
H
H
—
H
—
Vomax
No
Maximum
Output
30kHz LPF
THD=10%
Vi32
Vi32
Vo24
Vo24
Voltage
Output
Noise
Voltage
Rg=620 Ω
Vi=0mVrms
JIS-A
Td=9.2ms
L
L
L
Td=15.4ms
Td=21.5ms
Td=28.7ms
Td=49.2ms
Td=98.3ms
Td=147.5ms
Td=196.6ms
L
L
H
L
L
H
H
L
L
H
L
H
H
H
H
L
H
L
H
H
H
*NOTE1 Serial Data Setting Condition
D0
D1
D2
D3
D4
L
D5
H
D6
H
D7
L
D8
H
D9
D10
D11
D12
D13
H
D14
L
D15
H
*
*
*
H
H
H
H
H
I(L-R)
NORMAL
MICSW -∞
-∞
DATA LOAD
OFF
Rev.1.00, Sep.04.2003, page 16 of 22
M65849CFP
(Ta = 25°C, Vcc = 5V, f = 1kHz, Vi =200mVrms, fck = 4MHz Unless Otherwise Noted)
Serial data
setting condition
Conditions
MIX VOLUME
*NOTE2
D8 D9
D11 D12 D13 Input
D10
No.
Parameter FEEDBACK VOLUME
Output Remark
MIX
Gv
Voltage
Gain
Volume max
L
H
L
L
H
L
L
H
L
FB
Vi25
Mix
FB
Vo24
Mix
VOLUME
FEEDBACK
VOLUME
ATTMAX Maximum
ATT.
DELAYOFF MODE
Volume min JIS- A
RL=47k Ω
Vi35
Vo26
THD
Output
Distortion
30kHz LPF
Vomax
Maximum
Output
Volume max
30kHz LPF THD=10%
Voltage
No
Output
Noise
Voltage
DELAYOFF MODE
—
—
Vo24
Vo26
JIS- A
Rg=620Ω
Voff
Gv
Offset
Voltage
Mix Volume between
+3dB ,-∞dB
+3dBL
L
L
-
dBH
H
D1
L
H
D2
L
∞
LINE AMP.
Voltage
Gain
Lch
D0
L
Vi32
Vi31
Vo29
Vo28
Rch
Lch
Rch
Lch
Rch
THD
Output
L
L
L
L
L
L
Vi32
Vi31
Vi32
Vi31
Vo29
Vo28
Vo29
Vo28
Distortion
Vomax
Maximum
Output
Voltage
RL=10kΩ
30kHz LPF
THD=10%
No
CS
Output
Noise
Voltage
DELAYOFF
MODE
Lch
Rch
L
L
L
L
L
L
—
—
Vo29
Vo28
JIS-A Rg=620Ω
Channel
DMIXSWOFF
Vi31
Vo28
Separation LchIN RchOUT
f=400Hz JIS-A
Rev.1.00, Sep.04.2003, page 17 of 22
M65849CFP
* NOTE 2 Serial Data Setting Condition
D0
H
D1
H
D2
H
D3
D4
H
D5
L
D6
H
D7
H
D8
D9
D10 D11 D12 D13 D14 D15
MIX
L
*
*
*
L
L
L
L
H
VOLUME
OFFSET
VOLTAGE
196.6ms
I(MIC)
ECHOMIX
MICSW
-3dB
DATA
LOAD
ON
D0
D1
L
D2
L
D3
D4
H
D5
H
D6
H
D7
H
D8
H
D9
H
D10 D11 D12 D13 D14 D15
L
L
H
*
*
*
L
H
FEEDBACK
VOLUME
9.2ms
I(MIC)
NORMAL
MICSW -∞
DATA
LOAD
ON
D0
D1
L
D2
L
D3
D4
H
D5
H
D6
H
D7
H
D8
D9
D10 D11 D12 D13 D14 D15
L
L
*
*
*
H
H
H
L
H
MIX
VOLUME
9.2ms
I(MIC)
NORMAL
MICSW
-∞
DATA
LOAD
ON
D0
D1
L
D2
L
D3
H
D4
H
D5
H
D6
H
D7
L
D8
H
D9
H
D10 D11 D12 D13 D14 D15
L
H
H
H
H
L
H
LINE AMP.
9.2ms
I(CLKOFF) NORMAL
MICSW -∞
-∞
DATA
LOAD
OFF
Rev.1.00, Sep.04.2003, page 18 of 22
M65849CFP
Test Circuit
0.15µ
Vo35 Vi34
Vi32 Vi31 Vi30
Vo29 Vo28
Vo26 Vi25 Vo24
10K 10K
33
19
36
47K
47K
620
620
620
620
620
0.22µ 0.22µ
0.22µ
0.22µ
+
+
0.22µ
+
+
+
S27
0.1µ
(1)
0.1µ
0.1µ
+
100µ
+
0.1µ
+
+
0.001µ
0.068µ
K
(1)
(1)
S35
0.0047µ
(2)
+
+
S30
0.1µ
(2)
(2)
36 35 34 33
32 31
30 29 28 27 26
1/2Vcc
25 24 23 22 21
20 19
NC
NC
NC
+
MIC OUT
SW
INPUT
SEL
+
LPF
D/A
16kSRAM
I (MIC)
I (L+R)
I (L- R)
O (NOMAL)O (L+R) O (L- R)
F.B
VOL
O(ECHOMIX)
OUTPUT
SEL
- 1
MIX
MAIN LOGIC
A/D
VOL
+
MCLK
LPF
µ - COM I/F
NC
1
NC
18
TEST1
3
Vcc
9
TEST OUT
10 11 12
GND
17
2
4
5
6
7
8
13 14 15 16
K
K
0.1µ
K
0.1µ
22k
0.22µ
0.0047
0.001µ
0.068µ
µ
+
0.22µ
47K
100µ
+
18
1
3
4
5
6
0.1µ
Vcc
Vo3
Vo11
Vo14
* The condensers of the K mark are recommended
“
”
Units: Resistor: Ω
Condenser: F
Rev.1.00, Sep.04.2003, page 19 of 22
M65849CFP
The Application Example
0.15µ
1µ
+
1µ
+
1µ
+
2.2µ 2.2µ 100µ 2.2µ 0.22µ 0.001µ
0.068µ
K
0.0047µ
+
+
+
36 35 34 33
32 31
30 29 28 27 26
1/2Vcc
25 24 23 22 21
20 19
NC
NC
NC
+
MIC OUT
SW
INPUT
SEL
+
LPF
D/A
I (MIC)
I (L+R)
I (L- R)
O (NOMAL)O (L+R) O (L- R)
F.B
VOL
16kSRAM
O(ECHOMIX)
OUTPUT
SEL
- 1
MIX
MAIN LOGIC
A/D
VOL
+
MCLK
LPF
µ - COM I/F
NC
1
NC
18
TEST1
3
Vcc
9
TEST OUT
GND
17
2
4
5
6
7
8
10 11 12
13 14 15 16
K
K
K
0.001µ
0.0047µ
0.068µ
µ - COM
Rc=22k
0.1µ
0.1µ
GND
0.22µ
100µ
Vcc 5V
+
0.1µ
* The condensers of the K mark are recommended
“
”
less than± 5% relative accuracy.
Units: Resistor: Ω
Condenser: F
Rev.1.00, Sep.04.2003, page 20 of 22
M65849CFP
Package Outline
Rev.1.00, Sep.04.2003, page 21 of 22
M65849CFP
Package Dimensions
2 I
1 e
L
1 L
E
E H
Rev.1.00, Sep.04.2003, page 22 of 22
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
http://www.renesas.com
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon 1.0
©2020 ICPDF网 联系我们和版权申明