HD74LVC125ATELL-E [RENESAS]

LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, TSSOP-14;
HD74LVC125ATELL-E
型号: HD74LVC125ATELL-E
厂家: RENESAS TECHNOLOGY CORP    RENESAS TECHNOLOGY CORP
描述:

LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, TSSOP-14

驱动 光电二极管 输出元件 逻辑集成电路
文件: 总7页 (文件大小:91K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
HD74LVC125A  
Quad. Bus Buffer Gates with 3-state Outputs  
REJ03D0348–0400Z  
(Previous ADE-205-108C (Z))  
Rev.4.00  
Jul. 23, 2004  
Description  
The HD74LVC125A has four bus buffer gates in a 14 pin package. The device require the three state control input C to  
be taken high to put the output into the high impedance condition, whereas the device requires the control input to be  
low to put the output into high impedance. Low voltage and high-speed operation is suitable at the battery drive  
product (note type personal computer) and low power consumption extends the life of a battery for long time operation.  
Features  
VCC = 2.0 V to 5.5 V  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VOUT (Max.) = 5.5 V (@VCC = 0 V or output off state)  
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)  
Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)  
High output current ±24 mA (@VCC = 3.0 V to 5.5 V)  
Ordering Information  
Part Name  
Package Type  
Package Code  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
HD74LVC125AFPEL  
HD74LVC125ATELL  
SOP–14 pin (JEITA)  
TSSOP–14 pin  
FP–14DAV  
TTP–14DV  
FP  
T
EL (2,000 pcs/reel)  
ELL (2,000 pcs/reel)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Outputs Y  
C
H
L
A
X
L
Z
L
L
H
H
H:  
L:  
X:  
Z:  
High level  
Low level  
Immaterial  
High impedance  
Rev.4.00 Jul. 23, 2004 page 1 of 6  
HD74LVC125A  
Pin Arrangement  
VCC  
4C  
4A  
4Y  
3C  
3A  
3Y  
1
2
3
14  
13  
12  
11  
10  
9
1C  
1A  
1Y  
2C 4  
5
6
7
2A  
2Y  
GND  
8
(Top view)  
Absolute Maximum Ratings  
Item  
Symbol  
VCC  
IIK  
Ratings  
Unit  
Conditions  
Supply voltage  
Input diode current  
Input voltage  
–0.5 to 6.0  
–50  
V
mA  
V
VI = –0.5 V  
VI  
–0.5 to 6.0  
–50  
Output diode current  
IOK  
mA  
VO = –0.5 V  
50  
VO = VCC +0.5 V  
Output "H" or "L"  
Output "Z" or VCC:OFF  
Output voltage  
VO  
IO  
–0.5 to VCC +0.5  
–0.5 to 6.0  
±50  
V
Output current  
mA  
mA  
°C  
VCC, GND current / pin  
Storage temperature  
ICC or IGND ±100  
Tstg –65 to +150  
Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of  
which may be realized at the same time.  
Rev.4.00 Jul. 23, 2004 page 2 of 6  
HD74LVC125A  
Recommended Operating Conditions  
Item  
Symbol  
Ratings  
1.5 to 5.5  
2.0 to 5.5  
0 to 5.5  
0 to VCC  
0 to 5.5  
–40 to 85  
–12  
Unit  
Conditions  
Data hold  
Supply voltage  
VCC  
V
At operation  
C, A  
Input / output voltage  
VI  
V
V
VO  
Output "H" or "L"  
Output "Z" or VCC:OFF  
Operating temperature  
Output current  
Ta  
IOH  
°C  
mA  
VCC = 2.7 V  
–24*2  
VCC = 3.0 V to 5.5 V  
VCC = 2.7 V  
IOL  
12  
24*2  
mA  
VCC = 3.0 V to 5.5 V  
Input rise / fall time *1  
tr, tf  
10  
ns/V  
Notes: 1. This item guarantees maximum limit when one input switches.  
Waveform: Refer to test circuit of switching characteristics.  
2. Duty cycle 50%  
Electrical Characteristics  
Ta = –40 to 85°C  
Item  
Symbol  
V
CC (V)  
Unit  
Test Conditions  
Min  
Max  
Input voltage  
VIH  
2.7 to 3.6 2.0  
V
4.5 to 5.5  
2.7 to 3.6  
4.5 to 5.5  
V
CC×0.7  
VIL  
0.8  
V
V
VCC×0.3  
Output voltage  
VOH  
2.7 to 5.5 VCC –0.2  
IOH = –100 µA  
IOH = –12 mA  
2.7  
2.2  
2.4  
2.2  
3.8  
3.0  
3.0  
IOH = –24 mA  
4.5  
VOL  
2.7 to 5.5  
2.7  
0.2  
0.4  
0.55  
0.55  
±5.0  
±5.0  
V
IOL = 100 µA  
IOL = 12 mA  
IOL = 24 mA  
3.0  
4.5  
Input current  
IIN  
0 to 5.5  
2.7 to 5.5  
µA  
µA  
VIN = 5.5 VCC GND  
VIN = VCC, GND,  
Off state output current  
IIOZ  
VOUT = 5.5 V or GND  
Output leak current  
IOFF  
ICC  
0
20  
µA  
µA  
VIN / VOUT = 5.5 V  
Quiescent supply current  
2.7 to 3.6  
2.7 to 5.5  
3.0 to 3.6  
±10  
10  
VIN / VOUT = 3.6 to 5.5 V  
VIN = VCC or GND  
ICC  
500  
µA  
VIN = one input at (VCC –0.6) V,  
other inputs at VCC or GND  
Rev.4.00 Jul. 23, 2004 page 3 of 6  
HD74LVC125A  
Switching Characteristics  
Ta = –40 to 85°C  
From  
To  
Item  
Symbol VCC (V)  
Unit  
(Input)  
(Output)  
Min  
Typ  
Max  
Propagation delay time  
tPLH  
tPHL  
2.7  
6.5  
6.0  
5.0  
8.0  
7.0  
6.0  
6.5  
5.5  
4.5  
ns  
A
C
C
Y
Y
Y
3.3±0.3  
5.0±0.5  
2.7  
1.5  
Output enable time  
Output disable time  
tZH  
tZL  
ns  
ns  
ns  
3.3±0.3  
5.0±0.5  
2.7  
1.5  
tHZ  
tLZ  
3.3±0.3  
5.0±0.5  
2.7  
1.5  
Between output pins skew *1 tOSLH  
tOSHL  
3.3±0.3  
5.0±0.5  
2.7  
1.0  
1.0  
Input capacitance  
Output capacitance  
CIN  
CO  
3.0  
15.0  
pF  
pF  
2.7  
Note: 1. This parameter is characterized but not tested.  
tosLH = | tPLHm - tPLHn|, tosHL = | tPHLm - tPHLn  
|
Test Circuit  
VCC  
VCC  
Input  
Output  
Pulse Generator  
Zout = 50  
500Ω  
S1  
OPEN  
*1 See under table  
GND  
450Ω  
CL=  
50 pF  
50 Scope  
S1  
Symbol  
Vcc=2.7V,  
3.3±0.3V  
Vcc=5.0±0.5V  
tPLH/ tPHL  
OPEN  
GND  
6 V  
OPEN  
tZH/ tHZ  
tZL / tLZ  
GND  
2×Vcc  
Note:  
1. CL includes probe and jig capacitance.  
Rev.4.00 Jul. 23, 2004 page 4 of 6  
HD74LVC125A  
Waveforms – 1  
tr  
tf  
VIH  
90 %  
Vref  
90 %  
Vref  
Input A  
10 %  
10 %  
tPHL  
GND  
tPLH  
VOH  
Vref  
Vref  
Output Y  
VOL  
Notes:  
1. tr = 2.5 ns, tf = 2.5 ns  
2. Input waveform : PRR = 10 MHz, duty cycle 50%  
Waveforms – 2  
tf  
tr  
V
IH  
90 %  
Vref  
90 %  
Vref  
Input C  
10 %  
10 %  
GND  
tZL  
tLZ  
VOH1  
Vref  
Waveform - A  
Waveform - B  
VOL + 0.3 V  
VOH– 0.3 V  
VOL  
VOH  
tZH  
tHZ  
Vref  
VOL1  
Vcc=2.7V,  
3.3±0.3V  
Vcc=5.0±0.5V  
TEST  
VIH  
2.7 V  
1.5 V  
3 V  
Vcc  
50%Vcc  
Vcc  
Vref  
VOH1  
VOL1  
GND  
GND  
Notes:  
1. tr = 2.5 ns, tf = 2.5 ns  
2. Input waveform : PRR = 10 MHz, duty cycle 50%  
3. Waveform – A shows input conditions such that the output is "L" level when enable by the  
output control.  
4. Waveform – B shows input conditions such that the output is "H" level when enable by the  
output control.  
Rev.4.00 Jul. 23, 2004 page 5 of 6  
HD74LVC125A  
Package Dimensions  
As of January, 2003  
Unit: mm  
10.06  
10.5 Max  
8
14  
1
7
+ 0.20  
7.80  
– 0.30  
1.42 Max  
1.15  
0˚ – 8˚  
1.27  
0.70 ± 0.20  
*0.40 ± 0.06  
0.15  
M
0.12  
Package Code  
JEDEC  
FP-14DAV  
JEITA  
Mass (reference value)  
Conforms  
0.23 g  
*Ni/Pd/Au plating  
As of January, 2003  
Unit: mm  
5.00  
5.30 Max  
14  
8
1
7
0.65  
1.0  
*0.20 ± 0.05  
0.13 M  
6.40 ± 0.20  
0.83 Max  
0˚ – 8˚  
0.50 ± 0.10  
0.10  
Package Code  
JEDEC  
TTP-14DV  
JEITA  
*Ni/Pd/Au plating  
Mass (reference value)  
0.05 g  
Rev.4.00 Jul. 23, 2004 page 6 of 6  
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Keep safety first in your circuit designs!  
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble  
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary  
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.  
Notes regarding these materials  
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's  
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.  
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,  
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.  
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of  
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is  
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product  
information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor  
home page (http://www.renesas.com).  
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to  
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes  
no responsibility for any damage, liability or other loss resulting from the information contained herein.  
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life  
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a  
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater  
use.  
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.  
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and  
cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.  
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.  
RENESAS SALES OFFICES  
http://www.renesas.com  
Renesas Technology America, Inc.  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501  
Renesas Technology Europe Limited.  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom  
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900  
Renesas Technology Europe GmbH  
Dornacher Str. 3, D-85622 Feldkirchen, Germany  
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11  
Renesas Technology Hong Kong Ltd.  
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2375-6836  
Renesas Technology Taiwan Co., Ltd.  
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999  
Renesas Technology (Shanghai) Co., Ltd.  
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952  
Renesas Technology Singapore Pte. Ltd.  
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001  
© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.  
Colophon .1.0  

相关型号:

HD74LVC125FP

4-Bit Buffer/Driver
ETC

HD74LVC125RP

Bus Driver, LVC/LCX/Z Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, SOP-14
HITACHI

HD74LVC125T

4-Bit Buffer/Driver
ETC

HD74LVC138

3-to-8-line Decoder / Demultiplexer
HITACHI

HD74LVC138

3-to-8-line Decoder / Demultiplexer
RENESAS

HD74LVC138FP

3-To-8-Line Demultiplexer
ETC

HD74LVC138FPEL

3-to-8-line Decoder / Demultiplexer
RENESAS

HD74LVC138FPEL-E

LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, SOP-16
RENESAS

HD74LVC138T

3-To-8-Line Demultiplexer
ETC

HD74LVC138TELL

3-to-8-line Decoder / Demultiplexer
RENESAS

HD74LVC138TELL-E

LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, TSSOP-16
RENESAS

HD74LVC139

Dual 2-to-4-line Decoders / Demultiplexers
HITACHI