RFFC5072ASR [QORVO]
WIDEBAND SYNTHESIZER/VCO WITH INTEGRATED 6 GHz MIXER;
| 型号： | RFFC5072ASR |
| 厂家： | 
Qorvo |
| 描述： | WIDEBAND SYNTHESIZER/VCO WITH INTEGRATED 6 GHz MIXER |
| 文件： | 总27页 (文件大小：3187K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Product Overview
The RFFC5071A and RFFC5072A are re-configurable
frequency conversion devices with integrated fractional-N
phased locked loop (PLL) synthesizer, voltage controlled
oscillator (VCO) and either one or two high linearity mixers.
The fractional-N synthesizer takes advantage of an
advanced sigma-delta modulator that delivers ultra-fine
step sizes and low spurious products. The VCO features
temperature compensation circuits that deliver stable
performance across the operating temperature range of -
40 °C to +85 °C. The PLL/VCO engine combined with an
external loop filter allows the user to generate local
oscillator (LO) signals from 85 MHz to 4200 MHz. The LO
signal is buffered and routed to the integrated RF mixers
which are used to up/down-convert frequencies ranging
from 30 MHz to 6000 MHz. The mixer bias current is
programmable and can be reduced for applications
requiring lower power consumption. Both devices can be
configured to work as signal sources by bypassing the
integrated mixers. Device programming is achieved via a
simple 3-wire serial interface. In addition, a unique
programming mode allows up to four devices to be
controlled from a common serial bus. This eliminates the
need for separate chip-select control lines between each
device and the host controller. Up to six general purpose
outputs are provided, which can be used to access internal
signals (the LOCK signal, for example) or to control front
end components. Both devices operate with a 2.7 V to
3.3 V power supply.
Package: QFN, 32-Pin, 5mm x 5mm
Key Features
• 85 MHz to 4200 MHz LO Frequency Range
• Fractional-N Synthesizer with Very Low
Spurious Levels
• Typical Step Size 1.5 Hz
• Fully Integrated Low Phase Noise VCO and LO Buffers
• Integrated Phase Noise
− 0.18° rms at 1 GHz
− 0.52° rms at 3 GHz
• High Linearity RF Mixer(s)
• 30 MHz to 6000 MHz Mixer Frequency Range
• Input IP3 +23 dBm
• Mixer Bias Adjustable for Low Power Operation
• Full Duplex Mode (RFFC5071A)
• 2.7 V to 3.3 V Power Supply
• Low Current Consumption
• 3- or 4-Wire Serial Interface
Applications
• Wideband Radios
Functional Block Diagram
• Distributed Antenna Systems
• Diversity Receivers
RFFC5071A
RFFC5072A
• Software Defined Radios
• Frequency Band Shifters
• Point-to-Point Radios
• WiMax/LTE Infrastructure
• Satellite Communications
• Wideband Jammers
Phase
det.
Phase
det.
Synth
Synth
Ref.
divider
Ref.
divider
• Remote Radio Heads
Functional Block Diagram – Top View
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
1 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Ordering Information
Part No.
Description
Devices/Container
RFFC5071A
RFFC5071ASB
RFFC5071ASQ
RFFC5071ASR
RFFC5071ATR7
RFFC5071ATR13
DKFC5071A
32-pin QFN
32-pin QFN
32-pin QFN
32-pin QFN
32-pin QFN
5-Piece sample bag
25-Piece sample bag
100-Piece reel
750-Piece reel
2500-Piece reel
Complete Design Kit (3.7 GHz Baluns)
1 Box
RFFC5072A
RFFC5072ASB
RFFC5072ASQ
RFFC5072ASR
RFFC5072ATR7
RFFC5072ATR13
DKFC5072A
32-pin QFN
5-Piece sample bag
25-Piece sample bag
100-Piece reel
750-Piece reel
2500-Piece reel
1 Box
32-pin QFN
32-pin QFN
32-pin QFN
32-pin QFN
Complete Design Kit (3.7 GHz Baluns)
Absolute Maximum Ratings
Parameter
Rating
-0.5 to +3.6
-0.3 to VDD + 0.3
+15
Unit
Supply Voltage (VDD
)
V
V
Input Voltage (VIN) any pin
RF/IF mixer input power
dBm
°C
Operating Temperature Range
Storage Temperature Range
-40 to +85
-65 to +150
°C
Caution! ESD sensitive device.
Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum
Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is
implied. Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute
Maximum Rating conditions to the device may reduce device reliability.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
2 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Electrical Specifications
Parameter
Condition
Min
Typ.
Max
Units
Operating Conditions
Supply Voltage (VDD
)
2.7
-40
3.0
3.3
V
Temperature (TOP
)
+85
°C
Logic Inputs/Outputs (VDD = Supply to DIG_VDD pin)
Input Low Voltage
-0.3
VDD / 1.5
-10
+0.5
VDD
V
V
Input High Voltage
Input Low Current
Input High Current
Output Low Voltage
Output High Voltage
Load Resistance
Load Capacitance
GPO Drive Capability
Sink Current
Input = 0 V
Input = VDD
+10
A
A
V
-10
+10
0
0.2*VDD
VDD
0.8*VDD
10
V
kΩ
pF
20
At VOL = +0.6 V
At VOL = +2.4 V
20
20
25
mA
mA
Ω
Source Current
Output Impedance
Static
Low current, MIX_IDD = 1,
one mixer enabled.
106
132
mA
mA
Supply Current (IDD) with
1 GHz LO
High linearity, MIX_IDD = 6,
one mixer enabled.
Standby
Reference oscillator and bandgap only.
ENBL = 0 and REF_STBY = 0
2
mA
Power Down Current
300
A
Mixer 1/2 (Mixer output driving 4:1 balun)
Gain
Not including balun losses
-2
10
dB
dB
Low current setting
High linearity setting
Low current setting
High linearity setting
Low current setting
High linearity setting
Noise Figure <3000 MHz
13
dB
11
dB
Noise Figure <4000 MHz
IIP3
15
dB
+10
+23
dBm
dBm
MHz
dB
Input Port Frequency Range
Mixer Input Return Loss
30
30
30
6000
4500
6000
100 Ω differential
10
Output Port Frequency Range
MHz
Mixer 1/2 (Mixer output driving 1:1 balun)
Output Port Frequency Range
MHz
dB
Gain
Not including balun losses
-7
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
3 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Electrical Specifications
Parameter
Condition
Min
Typ
Max
Units
MHz
Reference Oscillator
External Reference Frequency
Reference Divider Ratio
External Reference Input Level
10
1
104
7
AC-Coupled
500
800
1500
mVp-p
Synthesizer (PLL Closed Loop, 52 MHz Reference)
Synthesizer Output Frequency
Phase Detector Frequency
85
4200
52
MHz
MHz
10 kHz offset
-108
-107
-135
0.18
-102
-101
-130
0.33
-98
dBc/Hz
dBc/Hz
dBc/Hz
°
100 kHz offset
Phase Noise (LO = 1 GHz)
1 MHz offset
RMS integrated from 1 kHz to 40 MHz
10 kHz offset
dBc/Hz
dBc/Hz
dBc/Hz
°
100 kHz offset
Phase Noise (LO = 2 GHz)
Phase Noise (LO = 3 GHz)
Phase Noise (LO = 4 GHz)
1 MHz offset
RMS integrated from 1 kHz to 40 MHz
10 kHz offset
dBc/Hz
dBc/Hz
dBc/Hz
°
100 kHz offset
-98
1 MHz offset
-125
0.52
-96
RMS integrated from 1 kHz to 40 MHz
10 kHz offset
dBc/Hz
dBc/Hz
dBc/Hz
°
100 kHz offset
-95
1 MHz offset
-124
0.67
-214
RMS integrated from 1 kHz to 40 MHz
Measured at 20 kHz to 30 kHz offset
Normalized Phase Noise Floor
dBc/Hz
Voltage Controlled Oscillator
Open Loop Phase Noise at
1 MHz offset
2.5 GHz LO Frequency
2.0 GHz LO Frequency
1.5 GHz LO Frequency
VCO3, LO Divide by 2
VCO2, LO Divide by 2
VCO1, LO Divide by 2
-133
-134
-136
dBc/Hz
dBc/Hz
dBc/Hz
Open Loop Phase Noise at
10 MHz offset
2.5 GHz LO Frequency
2.0 GHz LO Frequency
1.5 GHz LO Frequency
External LO Input
VCO3, LO Divide by 2
VCO2, LO Divide by 2
VCO1, LO Divide by 2
-149
-150
-151
dBc/Hz
dBc/Hz
dBc/Hz
LO Input Frequency Range
LO Input Frequency Range
External LO Input Level
LO Divide by 1
85
85
4200
5400
MHz
MHz
dBm
LO Divide by 2
0
Driven from 50 Source Via a 1:1 Balun
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
4 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Pin Names and Descriptions
Pin
1
Name
Description
ENBL/GPO5
EXT_LO
EXT_LO_DEC
REXT
Device Enable pin (see note 1 and 2).
2
External local oscillator input (See note 4)
3
Decoupling pin for external local oscillator (See note 4).
External bandgap bias resistor (See note 3).
Analog supply. Use good RF decoupling.
4
5
ANA_VDD1
LFILT1
6
Phase detector output. Low-frequency noise-sensitive node.
Loop filter op-amp output. Low-frequency noise-sensitive node.
VCO control input. Low-frequency noise-sensitive node.
Mode select pin (See note 1 and 2).
7
LFILT2
8
LFILT3
9
MODE/GPO6
REF_IN
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
Reference input. Use AC coupling capacitor.
NC
TM
Connect to ground.
MIX1_IPN
MIX1_IPP
GPO1/ADD1
GPO2/ADD2
MIX1_OPN
MIX1_OPP
DIG_VDD
NC
Differential input 1 (see note 4). On RFFC5072A this pin is NC.
Differential input 1 (see note 4). On RFFC5072A this pin is NC.
General purpose output / MultiSlice address bit.
General purpose output / MultiSlice address bit.
Differential output 1 (see note 5). On RFFC5072A this pin is NC.
Differential output 1 (see note 5). On RFFC5072A this pin is NC.
Digital supply. Should be decoupled as close to the pin as possible.
Leave circuit open.
NC
ANA_VDD2
MIX2_IPP
MIX2_IPN
GPO3/FM
GPO4/LD/DO
MIX2_OPN
MIX2_OPP
RESETX
ENX
Analog supply. Use good RF decoupling.
Differential input 2 (see note 4).
Differential input 2 (see note 4).
General purpose output / frequency control input.
General purpose output / Lock detect output / serial data out.
Differential output 2. (see note 5).
Differential output 2. (see note 5).
Chip reset (active low). Connect to DIG_VDD if asynchronous reset is not required.
Serial interface select (active low) (See note 1).
Serial interface clock (see note 1).
SCLK
SDATA
Serial interface data (see note 1).
Exposed Paddle
Ground reference, should be connected to PCB ground through a low impedance path.
Notes:
1. An RC low-pass filter could be used on this line to reduce digital noise.
2. If the device is under software control this input can be configured as a general purpose output (GPO).
3. Connect a 51 k resistor from this pin to ground. This pin is sensitive to low frequency noise injection.
4. DC voltage should not be applied to this pin. Use either an AC coupling capacitor as part of lumped element matching
network or a transformer (see application schematic).
5. This pin must be connected to ANA_VDD2 using an RF choke or transformer (see application schematic).
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
5 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Theory of Operation
The RFFC5071A and RFFC5072A are wideband RF frequency converter chips which include a fractional-N synthesizer and a low noise
VCO core. The RFFC5071A has an LO signal multiplexer, two LO buffer circuits, and two RF mixers. The RFFC5072A has a single LO
buffer circuit and one RF mixer. Both devices have an integrated voltage reference and low drop out regulators supplying critical circuit
blocks such as the VCOs and synthesizer. Synthesizer programming, device configuration and control are achieved through a mixture of
hardware and software controls. All on-chip registers are programmed through a simple 3-wire serial interface.
VCO
The VCO core in the RFFC5071A and RFFC5072A consists of three VCOs which, in conjunction with the integrated LO dividers of /2
to /32, cover the LO range of 85MHz to 4200 MHz. Each VCO has 128 overlapping bands which are used to achieve low VCO gain
and optimal phase noise performance across the whole tuning range. The chip automatically selects the correct VCO (VCO auto-select)
and VCO band (VCO coarse tuning) to generate the desired LO frequency based on the values programmed into the PLL1 and PLL2
registers banks.
The VCO auto select and VCO coarse tuning are triggered every time ENBL is taken high, or if the PLL re-lock self-clearing bit is
programmed high. Once the correct VCO and band have been selected the PLL will lock onto the correct frequency. During the band
selection process, fixed capacitance elements are progressively connected to the VCO resonant circuit until the VCO is oscillating
approximately at the correct frequency. The output of this band selection, CT_CAL, is made available in the readback register. A value
of 127 or 0 in this register indicates that the coarse tuning was unsuccessful, and this will also be indicated by the CT_FAILED flag also
available in the read-back register. A CT_CAL value between 1 and 126 indicates a successful calibration, the actual value being
dependent on the desired frequency as well as process variation for a particular device.
The band select process will center the VCO tuning voltage at about 0.8 V, compensating for manufacturing tolerances and process
variation as well as environmental factors including temperature. The VCOs have temperature compensation circuits so the PLL will hold
lock over the entire operating temperature range of -40 °C to +85 °C. This is true regardless of the temperature at which the VCO band
selection is performed. The VCO gain is also held stable across temperature, maintaining consistent loop bandwidth and synthesizer
phase noise.
The RFFC5071A and RFFC5072A feature a differential LO input to allow the mixer to be driven from an external LO source. The fractional-
N PLL can be used with an external VCO driven into this LO input, which may be useful to reduce phase noise in some applications. This
may also require an external op-amp, dependent on the tuning voltage required by the external VCO.
In the RFFC5071A the LO signal is routed to mixer 1, mixer 2, or both mixers depending on the state of the MODE pin (or MODE
bit if under software control) and the value of the FULLD bit. Setting FULLD high puts the device into Full Duplex mode and both mixers
are enabled.
Fractional-N PLL
The RFFC5071A and RFFC5072A contain a charge pump-based fractional-N phase locked loop (PLL) for controlling the three VCOs.
The PLL includes automatic calibration systems to counteract the effects of process and environmental variations, ensuring repeatable
loop response and phase noise performance. As well as the VCO auto-select and coarse tuning, there is a loop filter calibration
mechanism which can be enabled if required. This operates by adjusting the charge pump current to maintain loop bandwidth. This can
be useful for applications where the LO is tuned over a wide frequency range.
The PLL has been designed to use a reference frequency of between 10 MHz and 104 MHz from an external source, which is typically a
temperature controlled crystal oscillator (TCXO). A reference divider (divide by 1 to divide by 7) is supplied and should be programmed
to limit the frequency at the phase detector to a maximum of 52 MHz.
Two PLL programming banks are provided, the first bank is preceded by the label PLL1 and the second bank is preceded by the label
PLL2. For the RFFC5071A these banks are used to program mixer 1 and mixer 2 respectively,and are selected automatically as the
mixer is selected using MODE. For the RFFC5072A mixer 2 and register bank PLL2 are normally used.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
6 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
The VCO outputs are first divided down in a high frequency prescalar. The output of this high frequency prescalar then enters the
N divider, which is a fractional divider containing a dual-modulus prescaler and a digitally spur-compensated fractional sequence
generator. This allows very fine frequency steps and minimizes fractional spurs. The fractional energy is randomized and appears as
fractional noise at frequency offsets above 100 kHz which will be attenuated by the loop filter. An external loop filter is used, giving
flexibility in setting loop bandwidth for optimizing phase noise and lock time, for example.
The synthesizer step size is typically 1.5 Hz when using a 26 MHz reference frequency. The exact step size for any reference and LO
frequency can be calculated using the following formula:
(FREF * P) / (R * 224 * LO_DIV)
Where FREF is the reference frequency, R is the reference division ratio, P is the prescalar division ratio, and LO_DIV is the LO
divider value.
Pin 26 (GPO4) can be configured as a lock detect pin. The lock status is also available in the read-back register. The lock detect function
is a window detector on the VCO tuning voltage. The lock flag will be high to show PLL lock which corresponds to the VCO tuning voltage
being within the specified range, typically 0.30 V to 1.25 V.
The lock time of the PLL will depend on a number of factors; including the loop bandwidth and the reference frequency at the phase
detector. This clock frequency determines the speed at which the state machine and internal calibrations run. A 52 MHz phase detector
frequency will give fastest lock times, of typically <50 secs when using the PLL re-lock bit.
Phase Detector and Charge Pump
The phase detector provides a current output to drive an active loop filter. The charge pump output current is set by the value contained
in the P1_CP_DEF and P2_CP_DEF fields in the loop filter configuration register. The charge pump current is given by approximately
3 A/bit, and the fields are 6 bits long. This gives default value (31) of 93 A and maximum value (63) of 189 A.
If the automatic loop bandwidth calibration is enabled the charge pump current is set by the calibration algorithm based upon the
VCO gain.
The phase detector will operate with a maximum input frequency of 52 MHz.
Loop Filter
The active loop filter is implemented using the on-chip low noise op-amp with external resistors and capacitors. The internal configuration
of the chip is shown below with the recommended active loop filter. The op-amp gives a tuning voltage range of typically +0.1 V to
+2.4 V. The recommended loop filter shown is designed to give the lowest integrated phase noise for reference frequencies of between
26 MHz and 52 MHz. The external loop filter gives the flexibility to optimize the loop response for any particular application and
combination of reference and VCO frequencies.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
7 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
External Reference
The RFFC5071A and RFFC5072A have been designed to use an external reference such as a TCXO. The typical input will be a
0.8 Vp-p clipped sine wave, which should be AC-coupled into the reference input. When the PLL is not in use, it may be desirable to turn
off the internal reference circuits, by setting the REFSTBY bit low, to minimize current draw while in standby mode.
On cold start, or if REFSTBY is programmed low, the reference circuits will need a warm-up period. This is set by the SU_WAIT bits.
This will allow the clock to be stable and immediately available when the ENBL bit is asserted high, allowing the PLL to assume
normal operation.
If the current consumption of the reference circuits in standby mode, typically 2 mA, is not critical, then the REFSTBY bit can be set high.
This allows the fastest startup and lock time after ENBL is taken high.
Wideband Mixer
The mixers are wideband, double-balanced Gilbert cells. They support RF/IF frequencies from 30 MHz up to 6000 MHz. Each mixer has
an input port and an output port that can be used for either IF or RF (in other words, for up- or down-conversion). The mixer current can
be programmed to between about 15 mA and 45 mA depending on linearity requirements. The majority of the mixer current is sourced
through the output pins via either a center-tapped balun or an RF choke in the external matching circuitry to the supply.
The RF mixer input and output ports are differential and require baluns and simple matching circuits optimized to the specific application
frequencies. A conversion gain of approximately -2 dB (not including balun losses) is achieved with 100 differential input impedance,
and the outputs driving 200 differential load impedance. Increasing the mixer output load increases the conversion gain.
The mixer has a broadband common gate input. The input impedance is dominated by the resistance set by the mixer 1/gm term, which
is inversely proportional to the mixer current setting. The resistance will be approximately 85 at the default mixer current setting (100).
There is also some shunt capacitance at the mixer input, and the inductance of the bond wires (about 0.5 nH on each pin) to consider at
higher frequencies. The following diagram is a simple model of the mixer input impedance:
0.5nH
RFFC507xA
Mixer Input
Rin
Typ 85
0.5pF
0.5nH
The mixer output is high impedance, consisting of approximately 2 k resistance in parallel with some capacitance, approximately 1 pF
dependent on PCB layout. The mixer output does not require a conjugate matching network. It is a constant current output which will
drive a real differential load of between 50 Ω and 500 Ω, typically 200 Ω. Since the mixer output is a constant current source, a higher
resistance load will give higher output voltage and gain. A shunt inductor can be used to resonate with the mixer output capacitance at
the frequency of interest. This inductor may not be required at lower frequencies where the impedance of the output capacitance is less
significant. At higher output frequencies the inductance of the bond wires (about 0.5 nH on each pin) becomes more significant. Above
about 4500 MHz, it is beneficial to lower the output load to 50 to minimize the effect of the output capacitance. The following diagram
is a simple model of the mixer output:
0.5nH
1K
RFFC507xA
1pF
Mixer Output
1K
0.5nH
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
8 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
The RFFC5071A mixer layout and pin placement has been optimized for high mixer-to-mixer isolation of greater than 60 dB. The mixers
can be set up to operate in half duplex mode (1 mixer active) or full duplex mode (both mixers active). This selection is done via control
of MODE and by setting the FULLD bit. When in full duplex mode, either PLL register bank can be used, the LO signal is routed to
both mixers.
Mode
Low
FULLD
Active PLL Register Bank
Active Mixer
0
0
1
1
1
2
1
2
1
High
Low
2
1 and 2
1 and 2
High
Serial Interface
All on-chip registers in the RFFC5071A and RFFC5072A are programmed using a proprietary 3-wire serial bus which supports both write
and read operations. Synthesizer programming, device configuration, and control are achieved through a mixture of hardware and
software controls. Certain functions and operations require the use of hardware controls via the ENBL, MODE, and RESETB pins in
addition to programming via the serial bus. Alternatively, there is the option to control the chip completely via the serial bus
The serial data interface can be configured for 4-wire operation by setting the 4WIRE bit in the SDI_CTRL register high. Then pin 26 is
used as the data out pin, and pin 32 is the serial data in pin.
Hardware Control
Three hardware control pins are provided: ENBL, MODE, and RESETB.
The ENBL pin has two functions: to enable the analog circuits in the chip and to trigger the VCO auto-selection and coarse tuning
mechanisms. The VCO auto-selection and coarse tuning is initiated when the ENBL pin is taken high. Every time the frequency of the
synthesizer is reprogrammed, ENBL has to be asserted high to initiate these mechanisms and then to initiate the PLL locking. Alternatively
following the programming of a new frequency, the PLL re-lock self-clearing bit could be used.
The RESETB pin is a hardware reset control that will reset all digital circuits to their startup state when asserted low. The device includes
a power-on-reset function, so this pin should not normally be required, in which case it should be connected to the positive supply.
The MODE pin controls which mixer(s) and PLL programming register bank is active.
Serial Data Interface Control
The normal mode of operation uses the 3-wire serial data interface to program the device registers, and three extra hardware control
lines: MODE, ENBL and RESETB.
When the device is under software control, achieved by setting the SIPIN bit in the SDI_CTRL register high, then the hardware can be
controlled via the SDI_CTRL register. When this is the case, the three hardware control lines are not required. If the device is under
software control, pins 1 and 9 can be configured as general purpose outputs (GPO).
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
9 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Multi-Slice Mode
ENX
SDATA
SCLK
Slice 2
(0)
Slice 2
(1)
Slice 2
(2)
Slice 2
(3)
A1 A2
A1 A2
A1 A2
A1 A2
Vdd
Vdd
Vdd
Vdd
The Multi-Slice mode of operation allows up to four chips to be controlled from a common serial bus. The device address pins
(15 and 16) ADD1 and ADD2 are used to set the address of each part.
On power up, and after a reset, the devices ignore the address pins ADD1 and ADD2 and any data presented to the serial bus will be
programmed into all the devices. However, once the ADDR bit in the SDI_CTRL register is set, each device then adopts an address
according to the state of the address pins on the device.
General Purpose Outputs
The general purpose outputs (GPOs) can be controlled via the GPO register and will depend on the state of MODE since they can be set
in different states corresponding to either mixer path 1 or 2. For example, the GPOs can be used to drive LEDs or to control external
circuitry such as switches or low power LNAs.
Each GPO pin can supply approximately 20 mA load current. The output voltage of the GPO high state will drop with increased current
drive by approximately 25 mV/mA. Similarly, the output voltage of the GPO low state will rise with increased current, again by
approximately 25 mV/mA.
External Modulation
The RFFC5071A and RFFC5072A fractional-N synthesizer can be used to modulate the frequency of the VCO. There are two dedicated
registers, EXT_MOD and FMOD, which can be used to configure the device as a modulator. It is possible to modulate the VCO in
two ways:
1.Binary FSK
The MODSETUP bits in the EXT_MOD register are set to 11. GPO3 is then configured as an input and used to control the signal
frequency. The frequency deviation is set by the MODSTEP and MODULATION bits in the EXT_MOD and FMOD registers respectively.
The modulation frequency is calculated according to the following formula:
FMOD = 2MODSTEP FPD (MODULATION) 216
Where MODULATION is a 2's complement number and FPD is the phase detector frequency
2.Continuous Modulation
The MODSETUP bits in the EXT_MOD register are set to 01. The frequency deviation is set by the MODSTEP and MODULATION bits
in the EXT_MOD and FMOD registers respectively. The VCO frequency is then changed by writing a new value into the MODULATION
bits, the VCO frequency is instantly updated. An arbitrary frequency modulation can then be performed dependent only on the rate at
which values are written into the FMOD register.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
10 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
The modulation frequency is calculated according to the following formula:
FMOD = 2MODSTEP FPD (MODULATION) 216
Where MODULATION is a 2's complement number and FPD is the phase detector frequency
Programming Information
The RFFC5071A and RFFC5072A share a common serial interface and control block. Please refer to the Register Maps and
Programming Guide which are available for download from https://www.qorvo.com/products/d/da000718.
Evaluation Boards
Evaluation boards for RFFC5071A and RFFC5072A are provided as part of a design kit, along with the necessary cables and
programming software tool to enable full evaluation of the device. Design kits can be ordered from www.qorvo.com or from local Qorvo
sales offices and authorized sales channels. For ordering codes please see “Ordering Information” on page 2.
For further details on how to set up the design kits go to https://www.qorvo.com/products/d/da000718.
The standard evaluation boards are configured with 3.7 GHz ceramic baluns on the RF ports and wideband transformers on the IF ports.
On the RFFC5071A evaluation board, mixer 1 is configured for down-conversion and mixer 2 is configured for up-conversion. On the
RFFC5072A evaluation board, mixer 2 is configured for down conversion.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
11 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Detailed Functional Block Diagram
+3V
OP2
RFXF8553
4:1 Balun
RFXF9503
1:1 Balun
Ext LO
IP2
Mixer 2
Pre-
scaler
Loop
Filter
+3V
Sequence
generator
N
/2n
[n=1..5]
divider
51K
Charge
pump
Phase
detector
MODE
ENBL
RESET
Reference
divider
+3V
Control
Lines
Mixer 1
ENX
SDATA
SCLK
3-Wire
Serial
Bus
OP1
GPO
RFXF8553
4:1 Balun
Lock
Flag
IP1
RFXF9503
1:1 Balun
XO
RFFC5071A Only
Note: Wideband transmission line transformer baluns shown above for operation to ~2.5 GHz. Substitute baluns for higher frequency applications
as required.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
12 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
RFFC5071A Pin Out
32
31
30
29
28
27
26
25
ENBL/GPO5
EXT_LO
1
2
3
4
5
6
7
8
24 MIX2_IPN
23 MIX2_IPP
22 ANA_VDD2
21 NC
EXT_LO_DEC
REXT
Exposed
paddle
ANA_VDD1
LFILT1
20 NC
19 DIG_VDD
18 MIX1_OPP
17 MIX1_OPN
LFILT2
LFILT3
9
10
11
12
13
14
15
16
RFFC5072A Pin Out
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
13 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Wideband Application Schematic (<2.5 GHz)
2
2
2
2
D N G
2 O I P G
1 O I P G
3 3
1 6
1 5
1 4
1 3
3 O I P G
2 5
4 O I P G
4 O I P G
2 6
2 7
2 8
2 9
3 0
3 1
3 2
P 1 I O _ 2 X I
N 1 I O _ 2 X I
X T E S E R
X N E
M
M
P 1 I O _ 1 X I
N 1 I O _ 1 X I
M
M
T M
1 2
1 1
1 0
N L A T X
K L C S
P L A T X
E D O M
A T A D S
9
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
14 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Narrowband 3.7 GHz Application Schematic
2
2
2
2
1
2
3
6
5
4
1
2
3
6
5
4
D N G
2 O I P G
1 O I P G
3 3
1 6
1 5
1 4
1 3
1 2
1 1
1 0
3 O I P G
4 O I P G
P 1 I O _ 2 X I
N 1 I O _ 2 X I
X T E S E R
X N E
2 5
2 6
2 7
2 8
2 9
3 0
3 1
3 2
4 O I P G
M
M
P 1 I O _ 1 X I
N 1 I O _ 1 X I
M
M
T M
N L A T X
K L C S
P L A T X
E D O M
A T A D S
9
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
15 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical Synthesizer Performance Characteristics
VDD = +3 V and TA = +27 °C unless stated.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
16 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical Synthesizer Performance Characteristics
VDD = +3 V and TA = +27 °C unless stated.
Notes:
1. 26 MHz Crystal Oscillator: NDK ENA3523A
2. 52 MHz Crystal Oscillator: NDK ENA3560A
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
17 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical VCO Performance Characteristics
VDD = +3 V and TA = +27 °C unless stated.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
18 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical Supply Current Performance Characteristics
VDD = +3 V and TA = +27 °C unless stated.
RFFC5071A Typical Operating Current in mA in Full Duplex Mode
Both mixers enabled, LO Frequency of 1000 MHz, +3 V supply
MIX1_IDD
MIX2_IDD
1
2
3
4
5
6
7
1
2
3
4
5
6
7
129
134
139
144
149
154
159
134
139
144
150
155
160
164
139
144
150
155
160
165
170
144
150
155
160
165
170
175
149
155
160
165
170
175
180
154
160
165
170
175
180
185
159
165
170
175
180
185
190
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
19 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical RF Mixer 1 Performance Characteristics
VDD = +3 V and TA = +27 °C unless stated. As measured on RFFC5071A wideband evaluation board.
See application schematic on page 14.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
20 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical RF Mixer 2 Performance Characteristics
VDD = +3 V and TA = +27 °C unless stated. As measured on RFFC5071A wideband evaluation board.
See application schematic on page 14.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
21 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical Performance Characteristics of Both RF Mixers
VDD = +3 V and TA = +27 °C unless stated. As measured on RFFC5071A wideband evaluation board.
See application schematic on page 14.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
22 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical Performance Characteristics at 3.7 GHz
VDD = +3 V and TA = +27 °C unless stated. As measured on RFFC5071A 3.7 GHz narrowband evaluation board.
Down conversion. See application schematic on page 15.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
23 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical Performance Characteristics at 3.7 GHz
VDD = +3 V and TA = +27 °C unless stated. As measured on RFFC5071A 3.7 GHz narrowband evaluation board.
Up conversion. See application schematic on page 15, L1 = 3.3 nH.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
24 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Typical Performance Characteristics at 3.7 GHz
VDD = +3 V and TA = +27 °C unless stated. As measured on RFFC5071A 3.7 GHz narrowband evaluation board.
Up conversion. See application schematic on page 15, L1 = 3.9 nH.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
25 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Package Drawing QFN, 32-pin, 5 mm x 5 mm
Top View
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
26 of 27
www.qorvo.com
RFFC5071A/2A
WIDEBAND SYNTHESIZER/VCO WITH
INTEGRATED 6 GHz MIXER
®
Handling Precautions
Parameter
Rating
Standard
ESDꢀ–ꢀHuman Body Model (HBM)
Class 1C
ESDAꢁ/ꢁJEDEC JS-001-2012
JEDEC JESD22-C101C
IPC/JEDEC J-STD-020
Caution!
ESD-Sensitive Device
ESDꢀ–ꢀCharged Device Model (CDM) Class C4
MSLꢀ–ꢀMoisture Sensitivity Level
Level 2
Solderability
Compatible with both lead-free (260°C max. reflow temp.) and tin/lead (245°C max. reflow temp.) soldering processes.
Solder profiles available upon request.
Contact plating: NiPdAu
RoHS Compliance
This part is compliant with 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and
Electronic Equipment) as amended by Directive 2015/863/EU.
This product also has the following attributes:
• Lead Free
• Halogen Free (Chlorine, Bromine)
• Antimony Free
• TBBP-A (C15H12Br402) Free
• PFOS Free
• SVHC Free
Pb
Contact Information
For the latest specifications, additional product information, worldwide sales and distribution locations:
Web: www.qorvo.com
Tel: 1-844-890-8163
Email: customer.support@qorvo.com
Important Notice
The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained
herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained
herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for
Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any
patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by
such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED
HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER
EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE,
INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical,
life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal
injury or death.
Copyright 2019 © Qorvo, Inc. | Qorvo is a registered trademark of Qorvo, Inc.
Data Sheet Rev. D, August 22, 2019 | Subject to change without notice
27 of 27
www.qorvo.com
相关型号：
©2020 ICPDF网 联系我们和版权申明