NCP605MN33T2G [ONSEMI]
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection; 500mA,低压IGND , CMOS LDO稳压器,带/不带使能和增强的ESD保护型号: | NCP605MN33T2G |
厂家: | ONSEMI |
描述: | 500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection |
文件: | 总13页 (文件大小:142K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
NCP605, NCP606
500mA, Low IGND, CMOS
LDO Regulator with/without
Enable and with Enhanced
ESD Protection
http://onsemi.com
MARKING
The NCP605/NCP606 provide in excess of 500 mA of output
current at fixed voltage options or an adjustable output voltage from
5.0 V down to 1.25 V. These devices are designed for space
constrained and portable battery powered applications and offer
additional features such as high PSRR, low noise operation, short
circuit and thermal protection. The devices are designed to be used
with low cost ceramic capacitors and are packaged in the DFN6 3x3.3.
NCP605 is designed without enable pin, NCP606 is designed with
enable pin.
DIAGRAM
xxxx
zzz
1
DFN6, 3x3.3
MN SUFFIX
CASE 506AX
AYWWG
G
xxxx
zzz
= P605 or P606
= ADJ, 150, 180, 250, 280,
300, 330, 500
= Assembly Location
= Year
= Work Week
Features
• Output Voltage Options:
Adjustable, 1.5 V, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V, 5.0 V
• Adjustable Output by External Resistors from 5.0 V down to 1.25 V
A
Y
WW
G
• Current Limit 675 mA
= Pb−Free Package
• Low I
(Independent of Load)
GND
(Note: Microdot may be in either location)
• $1.5% Output Voltage Tolerance Over All Operating Conditions
(Adjustable)
• $2% Output Voltage Tolerance Over All Operating Conditions
(Fixed)
NCP605 PIN CONNECTIONS
DFN6 3x3.3mm
• NCP605 Fixed is Direct Replacement LP8345
• Typical Noise Voltage of 50 mV without a Bypass Capacitor
rms
V
in
V
in
1
2
3
6
5
4
• Enhanced ESD Ratings: 4 kV Human Body Mode (HBM)
400 V Machine Model (MM)
SENSE/ADJ
GND
NC
GND
• These are Pb−Free Devices
V
out
Typical Applications
• Hard Disk Drivers
• Notebook Computers
• Battery Power Electronics
• Portable Instrumentation
(TOP VIEW)
NCP606 PIN CONNECTIONS
DFN6 3x3.3mm
1
2
3
6
5
4
V
V
in
in
SENSE/ADJ
GND
EN
GND
V
in
V
out
V
in
V
out
NCP605
(Fixed)
V
out
C
in
C
out
SENSE
GND
(TOP VIEW)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 12 of this data sheet.
Figure 1. NCP605 Typical Application Circuit for Fixed
Version (1.5 V, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V, 5.0 V)
© Semiconductor Components Industries, LLC, 2008
1
Publication Order Number:
May, 2008 − Rev. 1
NCP605/D
NCP605, NCP606
V
in
V
out
V
in
V
out
NCP606
(Fixed)
C
in
C
out
EN
SENSE
GND
Figure 2. NCP606 Typical Application Circuit for Fixed Version (1.5 V, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V, 5.0 V)
V
in
V
out
V
in
V
out
V
in
V
out
V
in
V
out
NCP605
(Adjustable)
ADJ
NCP606
(Adjustable)
C
C
in
in
C
C
out
R
R
out
1
2
R
R
1
2
EN
ADJ
GND
GND
Figure 3. NCP605 Typical Application Circuit for
Figure 4. NCP606 Typical Application Circuit for
Adjustable Version (1.25 V < Vout v 5.0 V)
Adjustable Version (1.25 V < Vout v 5.0 V)
V
in
V
out
V
in
V
out
V
in
V
out
V
in
V
out
NCP605
(Adjustable)
ADJ
NCP606
(Adjustable)
C
C
in
in
C
C
out
out
EN
ADJ
GND
GND
Figure 5. NCP605 Typical Application Circuit for
Adjustable Version (Vout = 1.25 V)
Figure 6. NCP606 Typical Application Circuit for
Adjustable Version (Vout = 1.25 V)
V
in
V
out
V
in
V
out
Adjustable
Adjustable
Version Only
Version Only
SENSE/ADJ
SENSE/ADJ
+
−
+
−
Driver with
Current Limit
Driver with
Current Limit
Thermal
Shutdown
Thermal
Shutdown
V
ref
V
ref
EN
GND
GND
Fixed Version Only
Fixed Version Only
Figure 7. NCP605 Simplified Block
Diagram
Figure 8. NCP606 Simplified Block
Diagram
http://onsemi.com
2
NCP605, NCP606
PIN FUNCTION DESCRIPTION
Pin No.
Pin Name
Description
1
2
3
V
Positive Power Supply Input*
in
GND
Power Supply Ground
NC/EN
NCP605: This Pin is Not Connected
NCP606: This Pin is Enable Input, Active HIGH
4
5
V
out
Regulated Output Voltage
SENSE/ADJ
Output Voltage Sense Input
Fixed Version: Connect Directly to Output Capacitor
Adjustable Version: Connect to Middle Point of External Resistor Divider
6
V
in
Positive Power Supply Input*
EPAD
GND
Exposed Pad is Connected to Ground
*Pins 1 and 6 must be connected together externally for output current full range operation
ABSOLUTE MAXIMUM RATINGS
Rating
Symbol
Value
Unit
V
Input Voltage Range (Note 1)
Chip Enable Voltage Range (NCP606 only)
Output Voltage Range
V
in
−0.3 to 6.5
−0.3 to 6.5
−0.3 to 6.5
−0.3 to 6.5
V
EN
V
V
out
V
Output Voltage/Sense Input Range, SENSE/ADJ
V
ADJ
V
ESD Capability
Human Body Model
Machine Model
ESD
4000
400
V
Maximum Junction Temperature
Storage Temperature Range
T
150
°C
°C
J(MAX)
T
−65 to 150
STG
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
NOTE: This device series contains ESD Protection and exceeds the following tests:
ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114)
ESD Machine Model tested per AEC− 150 mA per JEDEC standard: JESD78Q100−003 (EIA/JESD22−A115)
Latchup Current Maximum Rating: v 150 mA per JEDEC standard: JESD78.
1. Minimum V = (V + V ) or 1.5 V, whichever is higher.
in
out
DO
THERMAL CHARACTERISTICS
Rating
Symbol
Value
75
Unit
°C/W
°C/W
Thermal Resistance, Junction−to−Ambient (Note 2)
R
q
JA
Thermal Resistance, Junction−to−Case
R
18
Y
JC
2
2. Soldered on 645 mm , 1 oz copper area, FR4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe
Operating Area.
OPERATING RANGES (Note 3)
Rating
Symbol
Value
Unit
V
Input Voltage (Note 4)
Output Current (Notes 5 and 6)
Junction Temperature
V
in
1.5 to 6.0
0 to 675
I
mA
°C
out
T
J
−40 to 150
−40 to 125
Ambient Temperature
T
A
°C
3. Refer to Electrical Characteristics and Application Information for Safe Operating Area.
4. Minimum V = (V + V ) or 1.5 V, whichever is higher.
in
out
DO
5. Minimum limit valid for fixed versions only. For more details refer to Application Information Section.
6. Maximum limit for V = V − 10%.
out
out(nom)
http://onsemi.com
3
NCP605, NCP606
ELECTRICAL CHARACTERISTICS
V
in
= (V + 0.5 V) or 1.5 V, whichever is higher, C = 1 mF, C = 1 mF, for typical values T = 25°C, for min/max values T = −40°C to
out
in
out
A
A
85°C; unless otherwise noted. (Notes 9 and 10)
Parameter
Test Conditions
Symbol
Min
Typ
Max
Unit
Output voltage (Adjustable Version)
V
out
= 1.75 V to 6 V
= 1 mA to 500 mA
V
out
1.231
(−1.5%)
1.250
1.269
(+1.5%)
V
in
I
Output voltage (Fixed Versions)
1.5 V
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
5.0 V
V
out
= (V + 0.5 V) to 6 V
V
out
1.470
1.764
2.450
2.744
2.940
3.234
4.900
(−2%)
1.5
1.8
2.5
2.8
3.0
3.3
5.0
1.530
1.836
2.550
2.856
3.060
3.366
5.100
(+2%)
V
in
out
I
= 1 mA to 500 mA
Line regulation
Load regulation
V
= (V + 0.5 V) to 6 V, I = 1 mA
Reg
−
−
4
10
30
mV
mV
mV
in
out
out
line
I
= 1 mA to 500 mA
Reg
10
out
load
Dropout voltage (Adjustable Version)
(Note 9)
V
= V − V
V
DO
DO
in
out
V
= 1.25 V
−
450
470
out
I
= 500 mA
out
Dropout voltage (Fixed Version)
V
= V − (V − 0.1 V)
V
DO
mV
DO
in
out
1.5 V
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
5.0 V
I
= 500 mA
−
−
−
−
−
−
−
290
250
200
190
180
170
150
360
300
250
240
230
220
200
out
V
out
= 0 V to 90% V
out(nom)
Disable Current (NCP606 Only) (Note 10)
Ground Current
V
= 0 V
I
−
0.1
145
−
1
180
−
mA
mA
mA
mA
V
EN
DIS
I
= 1 mA to 500 mA
I
−
out
GND
Current Limit (Note 11)
V
out
= V
− 10 %
I
LIM
675
700
out(nom)
Output Short Circuit Current
V
out
= 0 V
I
1000
1350
SC
Enable Input Threshold Voltage
(NCP606 Only)
Voltage Increasing, Logic High
Voltage Decreasing, Logic Low
V
th(EN)
High
Low
0.9
−
−
−
−
0.4
Turn−on Time (Note 11)
V
= 0 V to (V + 0.5 V) or 1.75 V,
t
on
ms
in
out
1.25 V whichever is higher
−
−
−
−
−
−
−
−
6
6
−
−
−
−
−
−
−
−
1.5 V
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
5.0 V
V
= 0 V to 90% of V
out out(nom)
7
8
10
12
15
30
Enable Time (NCP606 Only) (Note 11)
V
EN
= From 0 V to V
t
EN
ms
in
1.25 V
1.5 V
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
5.0 V
−
−
−
−
−
−
−
−
12
12
13
16
18
19
20
30
−
−
−
−
−
−
−
−
7. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.
8. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T = T = 25°C. Low
J
A
duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
9. Maximum dropout voltage is limited to minimum input voltage V = 1.7 V recommended for guaranteed operation at maximum output
in
current.
10.Refer to application information section.
11. Values based on design and/or characterization.
http://onsemi.com
4
NCP605, NCP606
ELECTRICAL CHARACTERISTICS
V
in
= (V + 0.5 V) or 1.5 V, whichever is higher, C = 1 mF, C = 1 mF, for typical values T = 25°C, for min/max values T = −40°C to
out
in
out
A
A
85°C; unless otherwise noted. (Notes 9 and 10)
Parameter
Test Conditions
Symbol
Min
Typ
Max
Unit
Power Supply Ripple Rejection (Note 11)
I
= 500 mA
PSRR
dB
out
V
= 1.25 V
out
V
− V = 1 V
in
out
f = 120 Hz, 0.5 V
−
−
−
62
55
40
−
−
−
PP
PP
PP
f = 1 kHz, 0.5 V
f = 10 kHz, 0.5 V
Output Noise Voltage (Note 11)
f = 10 Hz to 100 kHz, V = 1.25 V
V
−
−
−
50
175
10
−
−
−
mV
rms
out
n
Thermal Shutdown Temperature (Note 11)
Thermal Shutdown Hysteresis (Note 11)
T
SD
T
SH
°C
°C
7. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.
8. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T = T = 25°C. Low
J
A
duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
9. Maximum dropout voltage is limited to minimum input voltage V = 1.7 V recommended for guaranteed operation at maximum output
in
current.
10.Refer to application information section.
11. Values based on design and/or characterization.
http://onsemi.com
5
NCP605, NCP606
TYPICAL CHARACTERISTICS
1.269
1.2652
1.2614
1.2576
1.2538
1.25
2.55
V
out
= 1.25 V
V
out
= 2.5 V
2.54
2.53
2.52
2.51
2.5
V
in
= V + 0.5 V = 3.0 V
out
V
= V + 0.5 V = 1.75 V
out
in
V
= 6.0 V
1.2462
1.2424
1.2386
1.2348
1.231
2.49
2.48
2.47
2.46
2.45
in
V
= 6.0 V
in
−40
−20
0
20
40
60
80
100
−40
−20
0
20
40
60
80
100
T , AMBIENT TEMPERATURE (°C)
A
T , AMBIENT TEMPERATURE (°C)
A
Figure 9. Output Voltage vs. Temperature
(Vout = 1.25 V)
Figure 10. Output Voltage vs. Temperature
(Vout = 2.5 V)
300
270
240
210
180
150
120
90
5.1
5.08
5.06
5.04
5.02
5
V
out
= 5.0 V
V
out
= 2.5 V
V
= V + 0.5 V = 5.5 V
out
in
I
= 500 mA
out
I
I
= 300 mA
= 150 mA
out
4.98
4.96
4.94
4.92
4.9
V
= 6.0 V
in
out
60
30
0
−40
−40
−20
0
20
40
60
80
100
−20
0
20
40
60
80
100
T , AMBIENT TEMPERATURE (°C)
A
T , AMBIENT TEMPERATURE (°C)
A
Figure 11. Output Voltage vs. Temperature
(Vout = 5.0 V)
Figure 12. Dropout Voltage vs. Temperature
(Vout = 2.5 V)
200
180
160
140
120
100
80
180
170
160
150
140
130
120
110
100
90
V
= V + 0.5 V
out
V
out
= 5.0 V
in
I
= 500 mA
out
I
= 500 mA
out
V
= 5.0 V
= 2.5 V
out
V
out
I
= 300 mA
out
60
I
= 150 mA
out
40
V
out
= 1.25 V
20
0
−40
80
−20
0
20
40
60
80
100
−40
−20
0
20
40
60
80
10
T , AMBIENT TEMPERATURE (°C)
A
T , AMBIENT TEMPERATURE (°C)
A
Figure 13. Dropout Voltage vs. Temperature
(Vout = 5.0 V)
Figure 14. Ground Current vs. Temperature
http://onsemi.com
6
NCP605, NCP606
TYPICAL CHARACTERISTICS
80
70
60
50
1200
1160
1120
1080
1040
1000
960
V
out
= 1.25 V
I
= 500 mA
out
V
= 6.0 V
in
I
= 1mA
out
40
30
20
10
0
V
= 1.25 V
= 2.25 V
V
= 1.75 V
out
in
920
V
in
880
C
= 1.0 mF
out
T = 25°C
A
840
800
−40
−20
0
20
40
60
80
100
10
100
1000
f, FREQUENCY (Hz)
10000
100000
T , AMBIENT TEMPERATURE (°C)
A
Figure 15. Short Circuit Current Limit vs.
Temperature (Vout = 1.25 V)
Figure 16. PSRR vs. Frequency (Vout = 1.25 V)
1600
1400
1200
1000
800
600
400
200
0
80
70
60
50
40
30
20
10
0
V
C
= V + 0.5 V = 1.75 V
out
V = 47 mV
in
n
rms
= C = 1.0 mF
in
out
I
= 500 mA
out
T = 25°C
A
I
= 1mA
out
I
= 500 mA
out
V
V
C
= 2.5 V
= 3.5 V
= 1.0 mF
out
in
out
T = 25°C
A
10
100
1000
f, FREQUENCY (Hz)
10000
100000
10
100
1000
10000
100000
f, FREQUENCY (Hz)
Figure 17. PSRR vs. Frequency (Vout = 2.5 V)
Figure 18. Noise Density vs. Frequency
(Vout = 1.25 V)
2500
2000
1500
1000
500
V = 70 mV
V
C
= V + 0.5 V = 3.0 V
n
rms
in
out
V
out
200 mV/div
= C = 1.0 mF
in
out
I
= 500 mA
out
T = 25°C
A
V
= 3.0 V
= 2.5 V
in
V
out
C
= 10 mF
out
t
= t = 1 ms
fall
rise
T = 25°C
A
I
out
500 mA/div
0
10
100
1000
f, FREQUENCY (Hz)
10000
100000
TIME (40 ms/div)
Figure 19. Noise Density vs. Frequency
(Vout = 2.5 V)
Figure 20. Load Transient (Vout = 2.5 V)
http://onsemi.com
7
NCP605, NCP606
TYPICAL CHARACTERISTICS
V
out
V
out
100 mV/div
1 V/div
V
= 2.5 V
= 0 mA
= 10 mF
out
V
I
= 2.5 V
= 500 mA
I
in
out
C
out
out
C
= 10 mF
out
t
= t = 1 ms
rise
fall
4.0 V
T = 25°C
A
V
= 3.0 V
= 1 ms
in
V
V
in
1 V/div
in
t
rise
3.0 V
500 mV/div
T = 25°C
A
TIME (20 ms/div)
TIME (10 ms/div)
Figure 21. Line Transient (Vout = 2.5 V)
Figure 22. Startup Transient (Vout = 2.5 V)
http://onsemi.com
8
NCP605, NCP606
DEFINITIONS
General
current are kept constant during the measurement. Results
All measurements are performed using short pulse low
duty cycle techniques to maintain junction temperature as
close as possible to ambient temperature.
are expressed in mV or nV / √Hz.
rms
Turn−on and Turn−off Times
Turn−on Time is time difference measured during
power−up of the device from the moment when input
voltage reaches 90% of its operating value to the moment
when output voltage reaches 90% of its nominal value at
specific output current or resistive load.
Turn−off Time is time difference measured during
power−down of the device from the moment when input
voltage drops to 10% of its operating value to the moment
when output voltage drops to 10% of its nominal value at
specific output current or resistive load.
Line Regulation
The change in output voltage for a change in input voltage.
The measurement is made under conditions of low
dissipation or by using pulse techniques such that the
average junction temperature is not significantly affected.
Load Regulation
The change in output voltage for a change in output load
current at a constant temperature.
Dropout Voltage
Enable and Disable Times
The input to output differential at which the regulator
output no longer maintains regulation against further
reductions in input voltage. Measured when the output drops
100 mV below its nominal value. The junction temperature,
load current, and minimum input supply requirements affect
the dropout level.
Enable Time is time difference measured during
power−up of the device from the moment when enable
voltage reaches 90% of input voltage operating value to the
moment when output voltage reaches 90% of its nominal
value at specific output current or resistive load.
Disable Time is time difference measured during
power−down of the device from the moment when enable
voltage drops to 10% of input voltage operating value to the
moment when output voltage drops to 10% of its nominal
value at specific output current or resistive load.
Ground and Disable Currents
Ground Current is the current that flows through the
ground pin when the regulator operates without a load on its
output (I
). This consists of internal IC operation, bias,
GND
etc. It is actually the difference between the input current
(measured through the LDO input pin) and the output load
current. If the regulator has an input pin that reduces its
internal bias and shuts off the output (enable/disable
Line Transient Response
Typical output voltage overshoot and undershoot response
when the input voltage is excited with a given slope.
function), this term is called the disable current (I ).
Load Transient Response
DIS
Typical output voltage overshoot and undershoot
response when the output current is excited with a given
slope between no−load and full−load conditions.
Current Limit and Short Circuit Current Limit
Current Limit is value of output current by which output
voltage drops by 10% with respect to its nominal value.
Short Circuit Current Limit is output current value
measured with output of the regulator shorted to ground.
Thermal Protection
Internal thermal shutdown circuitry is provided to protect
the integrated circuit in the event that the maximum junction
temperature is exceeded. When activated at typically 175°C,
the regulator turns off. This feature is provided to prevent
failures from accidental overheating.
PSRR
Power Supply Rejection Ratio is defined as ratio of output
voltage and input voltage ripple. It is measured in decibels
(dB).
Maximum Package Power Dissipation
The power dissipation level at which the junction
temperature reaches its maximum operating value.
Output Noise Voltage
This is the integrated value of the output noise over a
specified frequency range. Input voltage and output load
http://onsemi.com
9
NCP605, NCP606
APPLICATIONS INFORMATION
Noise Decoupling
The NCP605/NCP606 regulator is self*protected with
internal thermal shutdown and internal current limit. Typical
application circuits are shown in Figures 1 to 4.
The NCP605/NCP606 is a low noise regulator and needs
no external noise reduction capacitor. Unlike other low noise
regulators which require an external capacitor and have slow
startup times, the NCP605/NCP606 operates without a noise
reduction capacitor, has a typical 8 ms turn−on time and
Input Decoupling (Cin)
A ceramic or tantalum 1.0 mF capacitor is recommended
and should be connected close to the NCP605/NCP606
package. Higher capacitance and lower ESR will improve
the overall line transient response.
achieves a 50 mV overall noise level between 10 Hz and
rms
100 kHz.
Enable Operation (NCP606 Only)
Output Decoupling (Cout
)
The enable pin will turn the regulator on or off. The
threshold limits are covered in the electrical characteristics
table in this data sheet. The turn−on/turn−off transient
voltage being supplied to the enable pin should exceed a
slew rate of 10 mV/ms to ensure correct operation. If the
enable function is not to be used then the pin should be
The NCP605/NCP606 is a stable component and does not
require a minimum Equivalent Series Resistance (ESR) for
the output capacitor. The minimum output decoupling value
is 1.0 mF and can be augmented to fulfill stringent load
transient requirements. The regulator works with ceramic
chip capacitors as well as tantalum devices. Larger values
improve noise rejection and load regulation transient
response. Typical characteristics were measured with
Murata ceramic capacitors. GRM219R71E105K (1 mF,
25 V, X7R, 0805) and GRM21BR71A106K (10 mF, 10 V,
X7R, 0805).
connected to V .
in
Output Voltage Adjust
The output voltage can be adjusted from 1 times (Figure
4) to 4 times (Figure 3) the typical 1.250 V regulation
voltage via the use of resistors between the output and the
ADJ input. The output voltage and resistors are chosen using
Equation 1 and Equation 2.
No−Load Regulation Considerations
The NCP605/NCP606 adjustable regulator will operate
properly under conditions where the only load current is
through the resistor divider that sets the output voltage.
However, in the case where the NCP605/NCP606 is
configured to provide a 1.250 V output, there is no resistor
divider. If the part is enabled under no−load conditions,
leakage current through the pass transistor at junction
temperatures above 85°C can approach several microamps,
especially as junction temperature approaches 150°C. If this
leakage current is not directed into a load, the output voltage
will rise up to a level approximately 20 mV above nominal.
The NCP605/ NCP606 contains an overshoot clamp
circuit to improve transient response during a load current
step release. When output voltage exceeds the nominal by
approximately 20 mV, this circuit becomes active and
clamps the output from further voltage increase. Tying the
R
1
) ǒI
1Ǔ
R
+ 1.250ǒ1 ) Ǔ
(eq. 1)
V
out
ADJ
R
2
R
1
R
^
2
V
(eq. 2)
out
* 1
1.25
Input bias current I
is typically less than 150 nA.
Choose R arbitrarily to minimize errors due to the bias
current and to minimize noise contribution to the output
voltage. Use Equation 2 to find the required value for R .
ADJ
1
2
Thermal
As power in the NCP605/NCP606 increases, it might
become necessary to provide some thermal relief. The
maximum power dissipation supported by the device is
dependent upon board design and layout. Mounting pad
configuration on the PCB, the board material, and the
ambient temperature affect the rate of junction temperature
rise for the part. When the NCP605/NCP606 has good
thermal conductivity through the PCB, the junction
temperature will be relatively low with high power
ENABLE pin to V (NCP606 only) will ensure that the part
in
is active whenever the supply voltage is present, thus
guaranteeing that the clamp circuit is active whenever
leakage current is present.
When the NCP606 adjustable regulator is disabled, the
overshoot clamp circuit becomes inactive and the pass
applications.
The
maximum
dissipation
the
transistor leakage will charge any capacitance on V . If no
out
NCP605/NCP606 can handle is given by:
load is present, the output can charge up to within a few
ƪT
Aƫ
* T
millivolts of V . In most applications, the load will present
J(MAX)
R
in
(eq. 3)
P
+
D(MAX)
some impedance to V such that the output voltage will be
out
QJA
inherently clamped at a safe level. A minimum load of
10 mA is recommended.
Unlike LP8345, for NCP605/606 fixed voltage versions
there is no limitation for minimum load current.
Since T is not recommended to exceed 125°C (T
then the NCP605/NCP606 soldered on 645 mm , 1 oz
copper area, FR4 can dissipate up to 1.3 W when the ambient
),
J
J(MAX)
2
http://onsemi.com
10
NCP605, NCP606
Hints
V
in
temperature (T ) is 25°C. See Figure 23 for R
versus
qJA
A
and GND printed circuit board traces should be as
PCB area.
wide as possible. When the impedance of these traces is
high, there is a chance to pick up noise or cause the regulator
to malfunction. Place external components, especially the
output capacitor, as close as possible to the
NCP605/NCP606, and make traces as short as possible.
The power dissipated by the NCP605/NCP606 can be
calculated from the following equations:
inǒIGND
Ǔ) I ǒV
in
outǓ
* V
(eq. 4)
P
[ V
@I
out
D
OUT
or
) ǒV
outǓ
I
P
out
D(MAX)
I
(eq. 5)
V
[
in(MAX)
250
) I
out
GND
200
150
100
50
FR4 = 1.0 oz
FR4 = 2.0 oz
0
0
200
400
600
800
2
COPPER AREA (mm )
Figure 23. Thermal Resistance vs. Copper Area
http://onsemi.com
11
NCP605, NCP606
ORDERING INFORMATION
Nominal Output
Voltage (V)
†
Device
Marking
Package
Shipping
NCP605MNADJT2G
ADJ
1.5
1.8
2.5
2.8
3.0
3.3
5.0
ADJ
1.5
1.8
2.5
2.8
3.0
3.3
5.0
P605
ADJ
DFN6
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
(Pb−Free)
NCP605MN15T2G
NCP605MN18T2G
NCP605MN25T2G
NCP605MN28T2G
NCP605MN30T2G
NCP605MN33T2G
NCP605MN50T2G
NCP606MNADJT2G
NCP606MN15T2G
NCP606MN18T2G
NCP606MN25T2G
NCP606MN28T2G
NCP606MN30T2G
NCP606MN33T2G
NCP606MN50T2G
P605
150
DFN6
(Pb−Free)
P605
180
DFN6
(Pb−Free)
P605
250
DFN6
(Pb−Free)
P605
280
DFN6
(Pb−Free)
P605
300
DFN6
(Pb−Free)
P605
330
DFN6
(Pb−Free)
P605
500
DFN6
(Pb−Free)
P606
ADJ
DFN6
(Pb−Free)
P606
150
DFN6
(Pb−Free)
P606
180
DFN6
(Pb−Free)
P606
250
DFN6
(Pb−Free)
P606
280
DFN6
(Pb−Free)
P606
300
DFN6
(Pb−Free)
P606
330
DFN6
(Pb−Free)
P606
500
DFN6
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
12
NCP605, NCP606
PACKAGE DIMENSIONS
DFN6 3x3.3 MM, 0.95 PITCH
CASE 506AX−01
ISSUE O
DATE 20 JAN 2006
A
NOTES:
D
1. DIMENSIONS AND TOLERANCING PER ASME
Y14.5M, 1994.
B
E
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL
AND IS MEASURED BETWEEN 0.25 AND 0.30 mm
FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD
AS WELL AS THE TERMINALS.
PIN 1
REFERENCE
MILLIMETERS
DIM MIN
0.80
A1 0.00
NOM MAX
A
−−−
−−−
0.90
0.05
2X
0.15
C
A3
b
0.20 REF
−−−
3.00 BSC
−−−
3.30 BSC
−−−
0.30
0.40
2.10
1.30
2X
D
D2 1.90
E
E2 1.10
0.15
C
TOP VIEW
e
K
L
0.95 BSC
−−−
−−−
0.10
C
C
0.20
0.40
−−−
0.60
0.15
A
L1 0.00
−−−
6X
SEATING
PLANE
0.08
(A3)
C
SIDE VIEW
D2
A1
SOLDERING FOOTPRINT*
4X
e
3.60
6X L
6X
0.50
K
1.35
1
6
3
4
1
E2
0.95
PITCH
2.15
6X L1
6X b (NOTE 3)
0.10 C A B
0.05
6X
0.83
BOTTOM VIEW
DIMENSIONS: MILLIMETERS
C
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operat-
ing parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor
the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associ-
ated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/
Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
NCP605/D
相关型号:
NCP605MN50T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP605MNADJT2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MN15T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MN18T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MN25T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MN28T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MN30T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MN33T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MN50T2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP606MNADJT2G
500mA, Low IGND, CMOS LDO Regulator with/without Enable and with Enhanced ESD Protection
ONSEMI
NCP6121S52MNR2G
Dual Output 3 Phase 1/0 Phase Controller with Single SVID Interface for Desktop and Notebook CPU Applications
ONSEMI
©2020 ICPDF网 联系我们和版权申明