MC74LVX540DW [ONSEMI]
IC LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, SOIC-20, Bus Driver/Transceiver;型号: | MC74LVX540DW |
厂家: | ONSEMI |
描述: | IC LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, SOIC-20, Bus Driver/Transceiver 驱动 光电二极管 输出元件 |
文件: | 总8页 (文件大小:97K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
MC74LVX540
Octal Bus Buffer
Inverting
The MC74LVX540 is an advanced high speed CMOS inverting
octal bus buffer fabricated with silicon gate CMOS technology. It
achieves high speed operation similar to equivalent Bipolar Schottky
TTL while maintaining CMOS low power dissipation.
The MC74LVX540 features inputs and outputs on opposite sides of
the package and two AND–ed active–low output enables. When either
OE1 or OE2 are high, the terminal outputs are in the high impedance
state.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V
systems to 3.0 V systems.
http://onsemi.com
MARKING
DIAGRAMS
20
SOIC–20
DW SUFFIX
CASE 751D
LVX540
AWLYYWW
1
20
TSSOP–20
DT SUFFIX
CASE 948E
• High Speed: t = 5.0 ns (Typ) at V = 3.3 V
PD
CC
LVX540
AWLYWW
• Low Power Dissipation: I = 4 mA (Max) at T = 25°C
CC
A
• High Noise Immunity: V
= V = 28% V
NIL CC
NIH
1
• Power Down Protection Provided on Inputs
• Balanced Propagation Delays
• Designed for 2.0 V to 3.6 V Operating Range
20
SOIC EIAJ–20
M SUFFIX
CASE 967
LVX540
ALYW
• Low Noise: V
= 1.2 V (Max)
OLP
1
• Pin and Function Compatible with Other Standard Logic Families
• Latchup Performance Exceeds 300 mA
• ESD Performance: HBM > 2000 V; Machine Model > 200 V
• Chip Complexity: 124 FETs or 31 Equivalent Gates
A
= Assembly Location
L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
ORDERING INFORMATION
Device
Package
Shipping
MC74LVX540M
SOIC
40 Units/Rail
EIAJ–20
MC74LVX540MEL
SOIC
2000 Units/Reel
EIAJ–20
Semiconductor Components Industries, LLC, 2002
1
Publication Order Number:
June, 2002 – Rev. 2
MC74LVX540/D
MC74LVX540
LOGIC DIAGRAM
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
A1
A2
A3
A4
A5
A6
A7
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
DATA
INPUTS
INVERTING
OUTPUTS
A8
1
OE1
OUTPUT
ENABLES
19
OE2
PIN ASSIGNMENT
OE1
A1
A2
A3
A4
A5
A6
A7
A8
1
2
3
4
5
6
7
8
9
20
V
CC
19 OE2
18 Y1
17 Y2
16 Y3
15 Y4
14 Y5
13 Y6
12 Y7
11 Y8
FUNCTION TABLE
Inputs
Output Y
OE1
OE2
A
L
L
L
L
L
H
X
X
H
L
Z
Z
H
X
X
H
GND 10
IEC LOGIC DIAGRAM
&
1
QE1
QE2
EN
19
18
17
16
15
14
13
12
11
2
3
4
5
6
7
8
9
A1
A2
A3
A4
1
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
A5
A6
A7
A8
http://onsemi.com
2
MC74LVX540
MAXIMUM RATINGS*
Symbol
Parameter
Value
Unit
V
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high–impedance cir-
V
DC Supply Voltage
DC Input Voltage
– 0.5 to + 7.0
– 0.5 to + 7.0
CC
V
V
in
V
DC Output Voltage
Input Diode Current
Output Diode Current
– 0.5 to V + 0.5
V
out
IK
CC
I
–20
$20
$25
$75
mA
mA
mA
mA
mW
cuit. For proper operation, V and
in
I
OK
V
out
should be constrained to the
range GND v (V or V ) v V
.
I
DC Output Current, per Pin
in
out
CC
out
Unused inputs must always be
tied to an appropriate logic voltage
I
DC Supply Current, V and GND Pins
CC
CC
level (e.g., either GND or V ).
P
D
Power Dissipation in Still Air,
SOIC Packages†
TSSOP Package†
500
450
CC
Unused outputs must be left open.
T
stg
Storage Temperature
– 65 to + 150
°C
* Absolute maximum continuous ratings are those values beyond which damage to the device
may occur. Exposure to these conditions or conditions beyond those indicated may
adversely affect device reliability. Functional operation under absolute–maximum–rated
conditions is not implied.
†Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C
TSSOP Package: – 6.1 mW/°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
2.0
0
Max
3.6
Unit
V
V
CC
DC Supply Voltage
DC Input Voltage
DC Output Voltage
V
in
5.5
V
V
out
0
V
CC
V
T
Operating Temperature, All Package Types
–40
0
+85
100
°C
ns/V
A
t , t
r
Input Rise and Fall TimeV = 3.3 V $ 0.3 V (See Figure 1)
f
CC
http://onsemi.com
3
MC74LVX540
DC ELECTRICAL CHARACTERISTICS
T
A
= 25°C
T = – 40 to 85°C
A
V
CC
Min
Typ
Max
Min
Max
V
Symbol
Parameter
Test Conditions
Unit
V
IH
Minimum High–Level
Input Voltage
2.0
3.0
3.6
1.50
2.0
2.4
1.50
2.0
2.4
V
V
Maximum Low–Level
Input Voltage
2.0
3.0
3.6
0.50
0.80
0.80
0.50
0.80
0.80
V
V
V
IL
V
OH
Minimum High–Level
Output Voltage
I
I
I
= – 50 mA
= – 50 mA
= – 4 mA
2.0
3.0
3.0
1.9
2.9
2.58
2.0
3.0
1.9
2.9
2.48
OH
OH
OH
V
in
= V or V
IL
IH
V
OL
Maximum Low–Level
Output Voltage
I
OL
I
OL
I
OL
= 50 mA
= 50 mA
= 4 mA
2.0
3.0
3.0
0.0
0.0
0.1
0.1
0.36
0.1
0.1
0.44
V
in
= V or V
IL
IH
I
I
Maximum Input
Leakage Current
V
= 5.5 V or GND
0 to 3.6
$0.1
$0.25
4.0
$1.0
$2.5
40.0
mA
mA
mA
in
in
Maximum Three–State
Leakage Current
V
in
= V or V
3.6
OZ
IL
IH
V
out
= V or GND
CC
I
Maximum Quiescent
Supply Current
V
in
= V or GND
3.6
CC
CC
AC ELECTRICAL CHARACTERISTICS (Input t = t = 3.0 ns)
r
f
T
A
= 25°C
T
A
= – 40 to 85°C
Min
Typ
Max
Min
1.0
Max
Symbol
Parameter
Test Conditions
= 2.7 V C = 15 pF
Unit
t
t
t
,
Maximum Propagation Delay,
A to Y
(Figures 1 and 3)
V
V
V
6.2
8.5
11.3
14.9
13.5
17.0
ns
PLH
t
CC
CC
CC
L
C = 50 pF
L
1.0
PHL
= 3.3 ± 0.3 V C = 15 pF
5.0
6.8
7.0
10.5
1.0
1.0
8.5
12.0
L
C = 50 pF
L
,
Output Enable TIme,
OEn to Y
(Figures 2 and 4)
= 2.7 V
C = 15 pF
L
9.5
11.2
13.8
17.3
1.0
1.0
16.5
20.0
ns
ns
PZL
t
R = 1 kW
C = 50 pF
L
PZH
L
V
CC
= 3.3 $ 0.3 V C = 15 pF
7.0
8.8
10.5
14.0
1.0
1.0
12.5
16.0
L
R = 1k W
C = 50 pF
L
L
,
Output Disable Time,
OEn to Y
(Figures 2 and 4)
V
CC
= 2.7 V
C = 50 pF
L
9.8
17.9
15.4
1.5
1.0
20.0
17.5
1.5
PLZ
t
R = 1 kW
L
PHZ
V
CC
= 3.3 ± 0.3 V C = 50 pF
L
R = 1 kW
8.7
1.0
L
t
,
Output to Output Skew
V
CC
= 2.7 V
C = 50 pF
L
ns
ns
OSLH
t
(Note 1)
OSHL
V
CC
= 3.3 $ 0.3 V C = 50 pF
1.5
1.5
L
(Note 1)
C
Maximum Input Capacitance
4
6
10
10
pF
pF
in
C
Maximum Three–State Output
Capacitance (Output in High
Impedance State)
out
Typical @ 25°C, V = 5.0 V
CC
17
C
Power Dissipation Capacitance (Note 2)
pF
PD
1. Parameter guaranteed by design. t = |t – t
|, t
= |t
– t
PHLn
|.
OSLH
PLHm
PLHn OSHL
PHLm
2. C is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
PD
Average operating current can be obtained by the equation: I
) = C ꢀ V ꢀ f + I /8 (per bit). C is used to determine the no–load
CC(OPR
PD CC in CC PD
2
dynamic power consumption; P = C ꢀ V
ꢀ f + I ꢀ V
.
D
PD
CC
in
CC
CC
http://onsemi.com
4
MC74LVX540
NOISE CHARACTERISTICS (Input t = t = 3.0 ns, C = 50 pF, V = 3.3 V)
r
f
L
CC
T
A
= 25°C
Typ
Max
Symbol
Parameter
Unit
V
V
OLP
Quiet Output Maximum Dynamic V
0.5
0.8
–0.8
2.0
OL
V
OLV
Quiet Output Minimum Dynamic V
–0.5
V
OL
V
IHD
Minimum High Level Dynamic Input Voltage
Maximum Low Level Dynamic Input Voltage
V
V
ILD
0.8
V
http://onsemi.com
5
MC74LVX540
SWITCHING WAVEFORMS
V
CC
OE1 or OE2
50%
50%
V
CC
GND
A
50%
t
t
PLZ
PZL
HIGH
IMPEDANCE
GND
t
t
PLH
PHL
50% V
t
Y
Y
CC
V
V
+0.3 V
-0.3 V
OL
t
50% V
PZH
PHZ
CC
Y
OH
50% V
CC
HIGH
IMPEDANCE
Figure 1.
Figure 2.
TEST CIRCUITS
TEST
POINT
TEST
POINT
CONNECT TO V WHEN
.
CC
TESTING t AND t
1 kW
OUTPUT
OUTPUT
PLZ
PZL
DEVICE
UNDER
TEST
DEVICE
UNDER
TEST
CONNECT TO GND WHEN
TESTING t AND t
.
PZH
PHZ
C *
L
C *
L
*Includes all probe and jig capacitance
*Includes all probe and jig capacitance
Figure 3.
Figure 4.
INPUT EQUIVALENT CIRCUIT
INPUT
http://onsemi.com
6
MC74LVX540
PACKAGE DIMENSIONS
SOIC–20
DW SUFFIX
PLASTIC SOIC WIDE PACKAGE
CASE 751D–05
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
ISSUE F
–A–
20
11
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.150
(0.006) PER SIDE.
10X P
–B–
5. DIMENSION D DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.13
(0.005) TOTAL IN EXCESS OF D DIMENSION
AT MAXIMUM MATERIAL CONDITION.
M
M
B
0.010 (0.25)
1
10
MILLIMETERS
INCHES
MIN
0.499
20X D
DIM MIN
MAX
MAX
0.510
0.299
0.104
0.019
0.035
J
A
B
C
D
F
12.65
7.40
2.35
0.35
0.50
12.95
M
S
S
B
0.010 (0.25)
T
A
7.60 0.292
2.65 0.093
0.49 0.014
0.90 0.020
F
G
J
1.27 BSC
0.050 BSC
0.25
0.10
0
0.32 0.010
0.25 0.004
0.012
0.009
7
R X 45
_
K
M
P
R
7
10.55
0
0.395
_
_
_
_
10.05
0.25
0.415
0.029
C
0.75 0.010
SEATING
PLANE
–T–
M
18X G
K
TSSOP–20
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948E–02
ISSUE A
20X K REF
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
M
S
S
V
0.10 (0.004)
T
U
S
0.15 (0.006) T
U
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.
K
K1
20
11
2X L/2
J J1
B
L
–U–
PIN 1
IDENT
SECTION N–N
1
10
0.25 (0.010)
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
N
S
7. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE -W-.
0.15 (0.006) T
U
M
A
–V–
MILLIMETERS
DIM MIN MAX
INCHES
MIN
MAX
0.260
0.177
0.047
0.006
0.030
A
B
6.40
4.30
---
6.60 0.252
4.50 0.169
N
C
1.20
---
D
0.05
0.50
0.15 0.002
0.75 0.020
F
F
G
H
0.65 BSC
0.026 BSC
DETAIL E
0.27
0.09
0.09
0.19
0.19
0.37
0.011
0.015
0.008
0.006
0.012
0.010
J
0.20 0.004
0.16 0.004
0.30 0.007
0.25 0.007
–W–
J1
K
C
K1
L
6.40 BSC
0.252 BSC
0
G
D
M
0
8
8
_
_
_
_
H
DETAIL E
0.100 (0.004)
–T– SEATING
PLANE
http://onsemi.com
7
MC74LVX540
PACKAGE DIMENSIONS
SOIC EIAJ–20
M SUFFIX
PLASTIC SOIC EIAJ PACKAGE
CASE 967–01
ISSUE O
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
FLASH OR PROTRUSIONS AND ARE MEASURED
AT THE PARTING LINE. MOLD FLASH OR
PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
PER SIDE.
L
E
20
11
Q
1
4. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
H
E
_
E
M
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSIONS AND ADJACENT LEAD
TO BE 0.46 ( 0.018).
L
1
10
DETAIL P
Z
D
VIEW P
MILLIMETERS
INCHES
MIN
e
A
DIM MIN
MAX
2.05
0.20
0.50
0.27
12.80
5.45
MAX
0.081
0.008
0.020
0.011
0.504
0.215
c
A
---
0.05
0.35
0.18
12.35
5.10
---
0.002
0.014
0.007
0.486
0.201
A
1
b
c
D
E
e
A
b
1
1.27 BSC
0.050 BSC
M
0.10 (0.004)
0.13 (0.005)
H
7.40
0.50
1.10
8.20
0.85
1.50
0.291
0.020
0.043
0.323
0.033
0.059
E
L
L
E
M
Q
0
10
10
_
0.035
0.032
0
_
_
_
0.70
---
0.90
0.81
0.028
---
1
Z
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make
changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all
liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
Literature Fulfillment:
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local
Sales Representative.
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
MC74LVX540/D
相关型号:
MC74LVX540DWR2
LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, PLASTIC, SOIC-20
MOTOROLA
MC74LVX540M
LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, EIAJ, PLASTIC, SOIC-20
MOTOROLA
MC74LVX540MEL
LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, EIAJ, PLASTIC, SOIC-20
MOTOROLA
MC74LVX541DT
Bus Driver, LV/LV-A/LVX/H Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, PLASTIC, TSSOP-20
MOTOROLA
©2020 ICPDF网 联系我们和版权申明