PHP87N03T [NXP]

TrenchMOS transistor Standard level FET; 的TrenchMOS晶体管标准水平FET
PHP87N03T
型号: PHP87N03T
厂家: NXP    NXP
描述:

TrenchMOS transistor Standard level FET
的TrenchMOS晶体管标准水平FET

晶体 晶体管 功率场效应晶体管 开关 脉冲 局域网
文件: 总8页 (文件大小:63K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
GENERAL DESCRIPTION  
QUICK REFERENCE DATA  
N-channel enhancement mode  
standard level field-effect power  
transistor in a plastic envelope using  
trench’ technology. The device  
features very low on-state resistance  
and has integral zener diodes giving  
ESD protection up to 2kV. It is  
intended for use in DC-DC  
converters and general purpose  
switching applications.  
SYMBOL  
PARAMETER  
MAX.  
UNIT  
VDS  
ID  
Ptot  
Tj  
Drain-source voltage  
Drain current (DC)1  
Total power dissipation  
Junction temperature  
Drain-source on-state  
30  
75  
142  
175  
10.5  
V
A
W
˚C  
m  
RDS(ON)  
resistance  
VGS = 10 V  
PINNING - TO220AB  
PIN CONFIGURATION  
SYMBOL  
PIN  
1
DESCRIPTION  
d
tab  
gate  
2
drain  
g
3
source  
tab drain  
s
1 2 3  
LIMITING VALUES  
Limiting values in accordance with the Absolute Maximum System (IEC 134)  
SYMBOL PARAMETER  
CONDITIONS  
MIN.  
MAX.  
UNIT  
VDS  
VDGR  
±VGS  
ID  
ID  
IDM  
Drain-source voltage  
Drain-gate voltage  
-
-
-
-
-
-
-
-
30  
30  
20  
75  
61  
240  
142  
175  
V
V
V
A
A
A
W
˚C  
RGS = 20 kΩ  
-
Tmb = 25 ˚C  
Tmb = 100 ˚C  
Tmb = 25 ˚C  
Tmb = 25 ˚C  
-
Gate-source voltage  
Drain current (DC)1  
Drain current (DC)  
Drain current (pulse peak value)  
Total power dissipation  
Storage & operating temperature  
Ptot  
Tstg, Tj  
- 55  
THERMAL RESISTANCES  
SYMBOL PARAMETER  
CONDITIONS  
TYP.  
MAX.  
UNIT  
Rth j-mb  
Rth j-a  
Thermal resistance junction to  
mounting base  
Thermal resistance junction to  
ambient  
-
-
1.05  
K/W  
in free air  
60  
-
K/W  
1 Current limited by package to 75A from a theoretical value of 87A.  
September 1997  
1
Rev 1.100  
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
ESD LIMITING VALUE  
SYMBOL PARAMETER  
CONDITIONS  
MIN.  
MAX.  
UNIT  
VC  
Electrostatic discharge capacitor  
voltage, all pins  
Human body model  
(100 pF, 1.5 k)  
-
2
kV  
STATIC CHARACTERISTICS  
Tj= 25˚C unless otherwise specified  
SYMBOL PARAMETER  
CONDITIONS  
MIN. TYP. MAX. UNIT  
V(BR)DSS  
Drain-source breakdown  
voltage  
Gate threshold voltage  
VGS = 0 V; ID = 0.25 mA;  
30  
27  
2
1
-
-
-
-
-
16  
-
-
-
-
V
V
V
V
V
µA  
µA  
µA  
µA  
V
Tj = -55˚C  
VGS(TO)  
VDS = VGS; ID = 1 mA  
3.0  
-
-
0.05  
-
0.02  
-
-
4.0  
-
4.4  
10  
500  
1
Tj = 175˚C  
Tj = -55˚C  
IDSS  
Zero gate voltage drain current VDS = 30 V; VGS = 0 V;  
Tj = 175˚C  
Tj = 175˚C  
IGSS  
Gate source leakage current  
VGS = ±10 V; VDS = 0 V  
IG = ±1 mA;  
20  
-
±V(BR)GSS  
RDS(ON)  
Gate-source breakdown  
voltage  
Drain-source on-state  
resistance  
VGS = 10 V; ID = 25 A  
-
-
9
-
10.5  
19.5  
mΩ  
mΩ  
Tj = 175˚C  
DYNAMIC CHARACTERISTICS  
Tmb = 25˚C unless otherwise specified  
SYMBOL PARAMETER  
CONDITIONS  
MIN. TYP. MAX. UNIT  
gfs  
Forward transconductance  
VDS = 25 V; ID = 25 A  
9
18  
-
S
Qg(tot)  
Qgs  
Qgd  
Total gate charge  
Gate-source charge  
Gate-drain (Miller) charge  
ID = 75 A; VDD = 24 V; VGS = 10 V  
VGS = 0 V; VDS = 25 V; f = 1 MHz  
-
-
-
51  
9
29  
-
-
-
nC  
nC  
nC  
Ciss  
Coss  
Crss  
Input capacitance  
Output capacitance  
Feedback capacitance  
-
-
-
2700 3300  
700  
300  
pF  
pF  
pF  
800  
330  
td on  
tr  
td off  
tf  
Turn-on delay time  
Turn-on rise time  
Turn-off delay time  
Turn-off fall time  
VDD = 25 V; ID = 25 A;  
VGS = 10 V; RG = 5 Ω  
Resistive load  
-
-
-
-
26  
35  
50  
30  
30  
85  
60  
45  
ns  
ns  
ns  
ns  
Ld  
Ld  
Ls  
Internal drain inductance  
Internal drain inductance  
Internal source inductance  
Measured from contact screw on  
tab to centre of die  
Measured from drain lead 6 mm  
from package to centre of die  
Measured from source lead 6 mm  
from package to source bond pad  
-
-
-
3.5  
4.5  
7.5  
-
-
-
nH  
nH  
nH  
September 1997  
2
Rev 1.100  
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS  
Tj = 25˚C unless otherwise specified  
SYMBOL PARAMETER  
CONDITIONS  
MIN. TYP. MAX. UNIT  
IDR  
Continuous reverse drain  
current  
-
-
75  
A
IDRM  
VSD  
Pulsed reverse drain current  
Diode forward voltage  
-
-
-
-
240  
1.2  
-
A
V
V
IF = 25 A; VGS = 0 V  
IF = 75 A; VGS = 0 V  
0.95  
1.0  
trr  
Qrr  
Reverse recovery time  
Reverse recovery charge  
IF = 75 A; -dIF/dt = 100 A/µs;  
VGS = -10 V; VR = 25 V  
-
-
95  
0.15  
-
-
ns  
µC  
AVALANCHE LIMITING VALUE  
SYMBOL PARAMETER  
CONDITIONS  
MIN. TYP. MAX. UNIT  
WDSS  
Drain-source non-repetitive  
unclamped inductive turn-off  
energy  
ID = 45 A; VDD 15 V;  
-
-
200  
mJ  
VGS = 10 V; RGS = 50 ; Tmb = 25 ˚C  
September 1997  
3
Rev 1.100  
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
Normalised Power Derating  
PD%  
Zth / (K/W)  
120  
110  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
1E+01  
1E+00  
1E-01  
1E-02  
1E-03  
0.5  
0.2  
0.1  
0.05  
p
t
t
p
P
D
D =  
0.02  
0
T
t
T
0
20  
40  
60  
80  
Tmb /  
100 120 140 160 180  
C
1E-07  
1E-05  
1E-03  
t / s  
1E-01  
1E+01  
Fig.1. Normalised power dissipation.  
PD% = 100 PD/PD 25 ˚C = f(Tmb)  
Fig.4. Transient thermal impedance.  
Zth j-mb = f(t); parameter D = tp/T  
ID (A)  
Current Derating  
ID / A  
6.5  
100  
90  
100  
12  
10  
8
Limited by package  
80  
80  
60  
40  
20  
0
70  
60  
6
VGS / V =  
50  
40  
30  
20  
10  
5.5  
5
4.5  
4
0
0
20  
40  
60  
80 100 120 140 160 180  
Tmb /  
0
2
4
6
8
10  
C
VDS / V  
Fig.2. Normalised continuous drain current.  
ID% = 100 ID/ID 25 ˚C = f(Tmb); conditions: VGS 10 V  
Fig.5. Typical output characteristics, Tj = 25 ˚C.  
ID = f(VDS); parameter VGS  
ID / A  
RDS(ON) / mOhm  
1000  
100  
10  
30  
5.5  
6
6.5  
RDS(ON) = VDS / ID  
20  
10  
tp = 100 us  
1 ms  
8
DC  
10 ms  
100 ms  
12  
10  
VGS / V =  
1
0
1
10  
VDS / V  
100  
0
20  
40  
60  
80  
100  
ID / A  
Fig.3. Safe operating area. Tmb = 25 ˚C  
ID & IDM = f(VDS); IDM single pulse; parameter tp  
Fig.6. Typical on-state resistance, Tj = 25 ˚C.  
RDS(ON) = f(ID); parameter VGS  
September 1997  
4
Rev 1.100  
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
VGS(TO) / V  
max.  
ID / A  
100  
5
4
3
2
1
0
80  
Tj / C = 25  
175  
typ.  
60  
40  
20  
0
min.  
-100  
-50  
0
50  
Tj / C  
100  
150  
200  
0
2
4
6
8
10  
VGS / V  
Fig.7. Typical transfer characteristics.  
ID = f(VGS) ; conditions: VDS = 25 V; parameter Tj  
Fig.10. Gate threshold voltage.  
GS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS  
V
gfs / S  
Sub-Threshold Conduction  
1E-01  
1E-02  
1E-03  
1E-04  
1E-05  
1E-06  
40  
30  
20  
10  
0
Tj / C = 25  
2%  
typ  
98%  
175  
0
20  
40  
60  
80  
100  
ID / A  
0
1
2
3
4
5
Fig.8. Typical transconductance, Tj = 25 ˚C.  
gfs = f(ID); conditions: VDS = 25 V  
Fig.11. Sub-threshold drain current.  
ID = f(VGS); conditions: Tj = 25 ˚C; VDS = VGS  
a
C / pF  
Ciss  
10000  
1000  
100  
2
1.5  
1
Coss  
Crss  
0.5  
0
-100  
0
100  
200  
-50  
50  
Tj / C  
150  
0.1  
1
10  
100  
VDS / V  
Fig.9. Normalised drain-source on-state resistance.  
a = RDS(ON)/RDS(ON)25 ˚C = f(Tj); ID = 25 A; VGS = 10 V  
Fig.12. Typical capacitances, Ciss, Coss, Crss.  
C = f(VDS); conditions: VGS = 0 V; f = 1 MHz  
September 1997  
5
Rev 1.100  
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
WDSS%  
VGS / V  
10  
120  
110  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
8
VDS / V = 6  
24  
6
4
2
0
20  
40  
60  
80  
100  
120  
140  
160  
180  
0
10  
20  
30  
40  
50  
60  
QG / nC  
Tmb /  
C
Fig.13. Typical turn-on gate-charge characteristics.  
VGS = f(QG); conditions: ID = 75 A; parameter VDS  
Fig.15. Normalised avalanche energy rating.  
WDSS% = f(Tmb); conditions: ID = 45 A  
IF / A  
100  
80  
60  
40  
20  
0
VDD  
+
L
VDS  
-
Tj / C = 175  
25  
VGS  
-ID/100  
T.U.T.  
0
R 01  
RGS  
shunt  
0
1
2
VSDS / V  
Fig.16. Avalanche energy test circuit.  
WDSS = 0.5 LID2 BVDSS/(BVDSS VDD  
Fig.14. Typical reverse diode current.  
IF = f(VSDS); conditions: VGS = 0 V; parameter Tj  
)
VDD  
+
-
RD  
VDS  
VGS  
0
RG  
T.U.T.  
Fig.17. Switching test circuit.  
September 1997  
6
Rev 1.100  
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
MECHANICAL DATA  
Dimensions in mm  
Net Mass: 2 g  
4,5  
max  
10,3  
max  
1,3  
3,7  
2,8  
5,9  
min  
15,8  
max  
3,0 max  
not tinned  
3,0  
13,5  
min  
1,3  
1 2 3  
max  
(2x)  
0,9 max (3x)  
0,6  
2,4  
2,54 2,54  
Fig.18. TO220AB; pin 2 connected to mounting base.  
Notes  
1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent  
damage to MOS gate oxide.  
2. Refer to mounting instructions for TO220 envelopes.  
3. Epoxy meets UL94 V0 at 1/8".  
September 1997  
7
Rev 1.100  
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Standard level FET  
PHP87N03T  
DEFINITIONS  
Data sheet status  
Objective specification  
This data sheet contains target or goal specifications for product development.  
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.  
Product specification  
This data sheet contains final product specifications.  
Limiting values  
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one  
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and  
operation of the device at these or at any other conditions above those given in the Characteristics sections of  
this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.  
Application information  
Where application information is given, it is advisory and does not form part of the specification.  
Philips Electronics N.V. 1997  
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the  
copyright owner.  
The information presented in this document does not form part of any quotation or contract, it is believed to be  
accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any  
consequence of its use. Publication thereof does not convey nor imply any license under patent or other  
industrial or intellectual property rights.  
LIFE SUPPORT APPLICATIONS  
These products are not designed for use in life support appliances, devices or systems where malfunction of these  
products can be reasonably expected to result in personal injury. Philips customers using or selling these products  
for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting  
from such improper use or sale.  
September 1997  
8
Rev 1.100  

相关型号:

PHP8N20E

PowerMOS transistor
NXP

PHP8N50

TRANSISTOR 8.8 A, 500 V, 0.8 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB, FET General Purpose Power
NXP

PHP8N50

Power Field-Effect Transistor, N-Channel, Metal-oxide Semiconductor FET,
PHILIPS

PHP8N50E

PowerMOS transistors Avalanche energy rated
NXP

PHP8N50E127

TRANSISTOR 8.5 A, 500 V, 0.85 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB, FET General Purpose Power
NXP

PHP8ND50E

PowerMOS transistors FREDFET, Avalanche energy rated
NXP

PHP8ND50E127

TRANSISTOR 8.5 A, 500 V, 0.85 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB, FET General Purpose Power
NXP

PHP95N03LT

N-channel TrenchMOS transistor
NXP

PHP96NQ03LT

N-channel enhancement mode field-effect transistor
NXP

PHP96NQ03LT,127

PHP96NQ03LT
NXP

PHP98N03LT

N-channel enhancement mode field-effect transistor
NXP

PHP9N60E

PowerMOS transistors Avalanche energy rated
NXP