MFRC63002HN,151_技术文档

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and

MFRC630 plus

Rev. 4.5 — 19 December 2017

227545

Product data sheet

COMPANY PUBLIC

1 General description

MFRC630, the high-performance ISO/IEC 14443 A/MIFARE and NTAG frontend.

The MFRC630 multi-protocol NFC frontend IC supports the following operating modes:

• Read/write mode supporting ISO/IEC 14443A/MIFARE

• Read/write mode supporting NTAG

The MFRC630’s internal transmitter is able to drive a reader/writer antenna designed to

communicate with ISO/IEC 14443A/MIFARE cards and transponders without additional

active circuitry. The digital module manages the complete ISO/IEC 14443A framing and

error detection functionality (parity and CRC).

The MFRC630 supports MIFARE Classic 1K, MIFARE Classic 4K, MIFARE Ultralight,

MIFARE Ultralight C, MIFARE Plus and MIFARE DESFire products. The MFRC630

supports MIFARE higher transfer speeds of up to 848 kbit/s in both directions.

The following host interfaces are supported:

• Serial Peripheral Interface (SPI)

• Serial UART (similar to RS232 with voltage levels dependent on pin voltage supply)

• I²C-bus interface (two versions are implemented: I2C and I2CL)

The MFRC630 supports the connection of a secure access module (SAM). A dedicated

separate I²C interface is implemented for a connection of the SAM. The SAM can be

used for high secure key storage and acts as a very performant crypto coprocessor. A

dedicated SAM is available for connection to the MFRC630.

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

2 Features and benefits

• High-performance multi-protocol NFC frontend for transfer speed up to 848 kbit/s

• Supports ISO/IEC 14443 A/MIFARE and NTAG

• Supports MIFARE Classic encryption by hardware in read/write mode

Allows to read MIFARE Ultralight, MIFARE Classic 1K, MIFARE Classic 4K, MIFARE

DESFire EV1, MIFARE DESFire EV2 and MIFARE Plus cards

• Low-power card detection

• Antenna connection with minimum number of external components

• Supported host interfaces:

– SPI up to 10 Mbit/s

– I²C-bus interfaces up to 400 kBd in Fast mode, up to 1000 kBd in Fast mode plus

– RS232 Serial UART up to 1228.8 kBd, with voltage levels dependent on pin voltage

supply

• Separate I²C-bus interface for connection of a secure access module (SAM)

• FIFO buffer with size of 512 byte for highest transaction performance

• Flexible and efficient power saving modes including hard power down, standby and

low-power card detection

• Cost saving by integrated PLL to derive system clock from 27.12 MHz RF quartz crystal

• 3 V to 5.5 V power supply (MFRC63002)

2.5 V to 5.5 V power supply (MFRC63003)

• Up to 8 free programmable input/output pins

• Typical operating distance in read/write mode for communication to a ISO/IEC 14443A/

MIFARE card up to 12 cm, depending on the antenna size and tuning. The version

MFRC63003 offers a more flexible configuration for Low-Power Card detection

compared to the MFRC63002 with the new register LPCD_OPTIONS. In addition, the

MFRC63003 offers new additional settings for the Load Protocol which fit very well to

smaller antennas. The MFRC63003 is therefore the recommended version for new

designs.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

2 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

3 Quick reference data

Table 1.ꢀQuick reference data MFRC63002HN

Symbol

V_DD

Parameter

Conditions

Min

3.0

-

Typ

5.0

8

Max

5.5

V_DD

5.5

40

Unit

V

supply voltage

[1]

[2]

V_DD(PVDD)

V_DD(TVDD)

I_pd

PVDD supply voltage

TVDD supply voltage

power-down current

supply current

V

PDOWN pin pulled HIGH

no supply voltage applied

nA

mA

°C

I_DD

-

17

20

I_DD(TVDD)

T_amb

TVDD supply current

operating ambient temperature

storage temperature

-

100

+25

250

+85

-25

-55

T_stg

+125 °C

[1] VDD(PVDD) must always be the same or lower voltage than VDD.

[2] I_pdis the sum of all supply currents

Table 2.ꢀQuick reference data MFRC63003HN

Symbol

V_DD

Parameter

Conditions

Min

2.5

-

Typ

5.0

8

Max

5.5

V_DD

5.5

40

Unit

supply voltage

V

[1]

[2]

V_DD(PVDD)

V_DD(TVDD)

I_pd

PVDD supply voltage

TVDD supply voltage

power-down current

supply current

V

PDOWN pin pulled HIGH

absolute limiting value

nA

mA

I_DD

-

17

20

I_DD(TVDD)

TVDD supply current

-

180

-

350

500

-

T_amb

T_stg

operating ambient temperature device mounted on PCB which

allows sufficient heat dissipation

-40

+25

+105 °C

storage temperature

no supply voltage applied

-55

+25

+125 °C

[1] VDD(PVDD) must always be the same or lower voltage than VDD.

[2] I_pdis the sum of all supply currents

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

3 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

4 Ordering information

Table 3.ꢀOrdering information

Type number

Package

Name

Description

Version

MFRC63002HN/TRAYB^[1]

MFRC63002HN/TRAYBM^[2]

MFRC63002HN/T/R^[3]

HVQFN32

plastic thermal enhanced very thin quad flat package; no SOT617-1

leads; MSL1, 32 terminals + 1 central ground; body 5 × 5

× 0.85 mm

MFRC63003HN/TRAYB^[4]

MFRC63003HN/T/R^[5]

plastic thermal enhanced very thin quad flat package; no

leads; MSL2, 32 terminals + 1 central ground; body 5 × 5

× 0.85 mm, wettable flanks

[1] Delivered in one tray

[2] Delivered in five trays

[3] Delivered on reel with 6000 pieces

[4] Delivered in one tray, MOQ (Minimum order quantity) : 490 pcs

[5] Delivered on reel with 6000 pieces; MOQ (Minimum order quantity) : 6000 pcs

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

4 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

5 Block diagram

The analog interface handles the modulation and demodulation of the antenna signals for

the contactless interface.

The contactless UART manages the protocol dependency of the contactless interface

settings managed by the host.

The FIFO buffer ensures fast and convenient data transfer between host and the

contactless UART.

The register bank contains the settings for the analog and digital functionality.

REGISTER BANK

ANALOG

INTERFACE

CONTACTLESS

UART

ANTENNA

FIFO

BUFFER

SERIAL UART

SPI

I C-BUS

HOST

2

001aaj627

Figure 1.ꢀSimplified block diagram of the MFRC630

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

5 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

6 Pinning information

terminal 1

index area

1

2

3

4

5

6

7

8

24

23

22

21

20

19

18

17

TDO/OUT0

TDI/OUT1

TMS/OUT2

TCK/OUT3

SIGIN/OUT7

SIGOUT

SDA

(1)

SCL

CLKOUT/OUT6

PDOWN

XTAL2

XTAL1

TVDD

heatsink

DVDD

VDD

TX1

001aam004

Transparent top view

1. VSS - heatsink connection

Figure 2.ꢀPinning configuration HVQFN32 (SOT617-1)

6.1 Pin description

Table 4.ꢀPin description

1

Symbol

TDO

Type

Description

O

test data output for boundary scan interface

test data input boundary scan interface

test mode select boundary scan interface

test clock boundary scan interface

Contactless communication interface output.

Contactless communication interface input.

digital power supply buffer ^[1]

2

TDI

I

3

TMS

I

4

TCK

I

5

SIGIN

SIGOUT

DVDD

VDD

I

6

O

7

PWR

O

8

power supply

analog power supply buffer ^[1]

9

AVDD

AUX1

AUX2

RXP

10

11

12

13

14

15

16

17

auxiliary outputs: Pin is used for analog test signal

receiver input pin for the received RF signal.

internal receiver reference voltage ^[1]

O

I

RXN

I

VMID

TX2

PWR

O

transmitter 2: delivers the modulated 13.56 MHz carrier

TVSS

TX1

PWR

O

transmitter ground, supplies the output stage of TX1, TX2

transmitter 1: delivers the modulated 13.56 MHz carrier

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

6 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

18

Symbol

TVDD

Type

PWR

I

Description

transmitter voltage supply

19

XTAL1

crystal oscillator input: Input to the inverting amplifier of the oscillator. This is pin is also

the input for an externally generated clock (fosc = 27,12 MHz)

20

21

22

23

24

25

26

27

28

29

30

31

32

33

XTAL2

PDOWN

CLKOUT

SCL

O

crystal oscillator output: output of the inverting amplifier of the oscillator

I

Power Down

O

clock output

O

Serial Clock line

SDA

I/O

PWR

I

Serial Data Line

PVDD

IFSEL0

IFSEL1

IF0

pad power supply

host interface selection 0

I

host interface selection 1

I/O

O

interface pin, multifunction pin: Can be assigned to host interface RS232, SPI, I²C, I²C-L

interface pin, multifunction pin: Can be assigned to host interface SPI, I²C, I²C-L

interface pin, multifunction pin: Can be assigned to host interface RS232, SPI, I²C, I²C-L

interrupt request: output to signal an interrupt event

ground and heatsink connection

IF1

IF2

IF3

IRQ

VSS

PWR

[1] This pin is used for connection of a buffer capacitor. Connection of a supply voltage might damage the device.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

7 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7 Functional description

SAM interface

2

SDA

SCL

I C,

FIFO

512 Bytes

EEPROM

8 kByte

LOGICAL

SPI

host interfaces

RESET

LOGIC

IFSEL1

IFSEL0

PDOWN

2

I C

IF0

IF1

IF2

IF3

REGISTERS

UART

SPI

STATEMACHINES

ANALOGUE FRONT-END

VDD

VSS

VOLTAGE

REGULATOR

3/5 V =>

1.8 V

VOLTAGE

REGULATOR

3/5 V =>

1.8 V

PVDD

TVDD

TVSS

AVDD

DVDD

TCK

TDI

TMS

TDO

BOUNDARY

SCAN

DVDD

AVDD

POR

ADC

RNG

PLL

TIMER4

(WAKE-UP

TIMER)

TX

CODEC

RX

DECOD

TIMER0..3

LFO

TX

CLKOUT

CL-

COPRO

AUX1

AUX2

SIGIN/

SIGOUT

CONTROL

INTERRUPT

CONTROLLER

CRC

SIGPRO

RX

OSC

RXP

VMID RXN

TX2

TX1

XTAL2

XTAL1

IRQ

SIGIN SIGOUT

001aam005

Figure 3.ꢀDetailed block diagram of the MFRC630

7.1 Interrupt controller

The interrupt controller handles the enabling/disabling of interrupt requests. All of the

interrupts can be configured by firmware. Additionally, the firmware has possibilities to

trigger interrupts or clear pending interrupt requests. Two 8-bit interrupt registers IRQ0

and IRQ1 are implemented, accompanied by two 8-bit interrupt enable registers IRQ0En

and IRQ1En. A dedicated functionality of bit 7 to set and clear bits 0 to 6 in this interrupt

controller registers is implemented.

The MFRC630 indicates certain events by setting bit IRQ in the register Status1Reg and

additionally, if activated, by pin IRQ. The signal on pin IRQ may be used to interrupt the

host using its interrupt handling capabilities. This allows the implementation of efficient

host software.

Table 4. shows the available interrupt bits, the corresponding source and the condition

for its activation. The interrupt bits Timer0IRQ, Timer1IRQ, Timer2IRQ, Timer3OIRQ, in

register IRQ1 indicate an interrupt set by the timer unit. The setting is done if the timer

underflows.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

8 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

The TxIRQ bit in register IRQ0 indicates that the transmission is finished. If the state

changes from sending data to transmitting the end of the frame pattern, the transmitter

unit sets the interrupt bit automatically.

The bit RxIRQ in register IRQ0 indicates an interrupt when the end of the received data is

detected.

The bit IdleIRQ in register IRQ0 is set if a command finishes and the content of the

command register changes to idle.

The register WaterLevel defines both - minimum and maximum warning levels - counting

from top and from bottom of the FIFO by a single value.

The bit HiAlertIRQ in register IRQ0 is set to logic 1 if the HiAlert bit is set to logic 1, that

means the FIFO data number has reached the top level as configured by the register

WaterLevel and bit WaterLevelExtBit.

The bit LoAlertIRQ in register IRQ0 is set to logic 1 if the LoAlert bit is set to logic 1, that

means the FIFO data number has reached the bottom level as configured by the register

WaterLevel.

The bit ErrIRQ in register IRQ0 indicates an error detected by the contactless UART

during receive. This is indicated by any bit set to logic 1 in register Error.

The bit LPCDIRQ in register IRQ0 indicates a card detected.

The bit RxSOFIRQ in register IRQ0 indicates a detection of a SOF or a subcarrier by the

contactless UART during receiving.

The bit GlobalIRQ in register IRQ1 indicates an interrupt occurring at any other interrupt

source when enabled.

Table 5.ꢀInterrupt sources

Interrupt bit

Timer0IRQ

Timer1IRQ

Timer2IRQ

Timer3IRQ

TxIRQ

Interrupt source

Timer Unit

Is set automatically, when

the timer register T0 CounterVal underflows

the timer register T1 CounterVal underflows

the timer register T2 CounterVal underflows

the timer register T3 CounterVal underflows

a transmitted data stream ends

Timer Unit

Transmitter

RxIRQ

Receiver

a received data stream ends

IdleIRQ

Command Register

FIFO-buffer pointer

a command execution finishes

HiAlertIRQ

the FIFO data number has reached the top level as

configured by the register WaterLevel

LoAlertIRQ

FIFO-buffer pointer

the FIFO data number has reached the bottom level as

configured by the register WaterLevel

ErrIRQ

contactless UART

LPCD

a communication error had been detected

LPCDIRQ

a card was detected when in low-power card detection

mode

RxSOFIRQ

GlobalIRQ

Receiver

detection of a SOF or a subcarrier

all interrupt sources

will be set if another interrupt request source is set

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

9 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.2 Timer module

Timer module overview

The MFRC630 implements five timers. Four timers -Timer0 to Timer3 - have an input

clock that can be configured by register T(x)Control to be 13.56 MHz, 212 kHz, (derived

from the 27.12 MHz quartz) or to be the underflow event of the fifth Timer (Timer4). Each

timer implements a counter register which is 16 bit wide. A reload value for the counter

is defined in a range of 0000h to FFFFh in the registers TxReloadHi and TxReloadLo.

The fifth timer Timer4 is intended to be used as a wakeup timer and is connected to the

internal LFO (Low Frequency Oscillator) as input clock source.

The TControl register allows the global start and stop of each of the four timers Timer0

to Timer3. Additionally, this register indicates if one of the timers is running or stopped.

Each of the five timers implements an individual configuration register set defining timer

reload value (e.g. T0ReloadHi,T0ReloadLo), the timer value (e.g. T0CounterValHi,

T0CounterValLo) and the conditions which define start, stop and clockfrequency (e.g.

T0Control).

The external host may use these timers to manage timing relevant tasks. The timer unit

may be used in one of the following configurations:

• Time-out counter

• Watch-dog counter

• Stop watch

• Programmable one-shot timer

• Periodical trigger

The timer unit can be used to measure the time interval between two events or to

indicate that a specific event has occurred after an elapsed time. The timer register

content is modified by the timer unit, which can be used to generate an interrupt to allow

an host to react on this event.

The counter value of the timer is available in the registers T(x)CounterValHi,

T(x)CounterValLo. The content of these registers is decremented at each timer clock.

If the counter value has reached a value of 0000h and the interrupts are enabled for this

specific timer, an interrupt will be generated as soon as the next clock is received.

If enabled, the timer event can be indicated on the pin IRQ (interrupt request). The bit

Timer(x)IRQ can be set and reset by the host controller. Depending on the configuration,

the timer will stop counting at 0000h or restart with the value loaded from registers

T(x)ReloadHi, T(x)ReloadLo.

The counting of the timer is indicated by bit TControl.T(x)Running.

The timer can be started by setting bits TControl.T(x)Running and

TControl.T(x)StartStopNow or stopped by setting the bits TControl.T(x)StartStopNow and

clearing TControl.T(x)Running.

Another possibility to start the timer is to set the bit T(x)Mode.T(x)Start, this can be useful

if dedicated protocol requirements need to be fulfilled.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

10 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.2.1 Timer modes

7.2.1.1 Time-Out- and Watch-Dog-Counter

Having configured the timer by setting register T(x)ReloadValue and starting the counting

of Timer(x) by setting bit TControl.T(x)StartStop and TControl.T(x)Running, the timer unit

decrements the T(x)CounterValue Register beginning with the configured start event. If

the configured stop event occurs before the Timer(x) underflows (e.g. a bit is received

from the card), the timer unit stops (no interrupt is generated).

If no stop event occurs, the timer unit continues to decrement the counter registers

until the content is zero and generates a timer interrupt request at the next clock cycle.

This allows to indicate to a host that the event did not occur during the configured time

interval.

7.2.1.2 Wake-up timer

The wake-up Timer4 allows to wakeup the system from standby after a predefined time.

The system can be configured in such a way that it is entering the standby mode again in

case no card had been detected.

This functionality can be used to implement a low-power card detection (LPCD). For

the low-power card detection it is recommended to set T4Control.T4AutoWakeUp and

T4Control.T4AutoRestart, to activate the Timer4 and automatically set the system

in standby. The internal low frequency oscillator (LFO) is then used as input clock

for this Timer4. If a card is detected the host-communication can be started. If bit

T4Control.T4AutoWakeUp is not set, the MFRC630 will not enter the standby mode

again in case no card is detected but stays fully powered.

7.2.1.3 Stop watch

The elapsed time between a configured start- and stop event may be measured by the

MFRC630 timer unit. By setting the registers T(x)ReloadValueHi, T(x)reloadValueLo the

timer starts to decrement as soon as activated. If the configured stop event occurs, the

timers stops decrementing. The elapsed time between start and stop event can then be

calculated by the host dependent on the timer interval TTimer:

(1)

If an underflow occurred which can be identified by evaluating the corresponding IRQ bit,

the performed time measurement according to the formula above is not correct.

7.2.1.4 Programmable one-shot timer

The host configures the interrupt and the timer, starts the timer and waits for the interrupt

event on pin IRQ. After the configured time the interrupt request will be raised.

7.2.1.5 Periodical trigger

If the bit T(x)Control.T(x)AutoRestart is set and the interrupt is activated, an interrupt

request will be indicated periodically after every elapsed timer period_.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

11 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.3 Contactless interface unit

The contactless interface unit of the MFRC630 supports the following read/write

operating modes:

• ISO/IEC14443A/MIFARE

BATTERY/POWER SUPPLY

READER IC

ISO/IEC 14443 A CARD

MICROCONTROLLER

reader/writer

001aal996

Figure 4.ꢀRead/write mode

A typical system using the MFRC630 is using a microcontroller to implement the higher

levels of the contactless communication protocol and a power supply (battery or external

supply).

7.3.1 ISO/IEC14443A/MIFARE functionality

The physical level of the communication is shown in Figure 5.

(1)

ISO/IEC 14443 A

ISO/IEC 14443 A CARD

READER

(2)

001aam268

1. Reader to Card 100 % ASK, Miller Coded, Transfer speed 106 kbit/s to 848 kbit/s

2. Card to Reader, Subcarrier Load Modulation Manchester Coded or BPSK, transfer speed 106

kbit/s to 848 kbit/s

Figure 5.ꢀISO/IEC 14443 A/MIFARE read/write mode communication diagram

The physical parameters are described in Table 5.

Table 6.ꢀCommunication overview for ISO/IEC 14443 A/MIFARE reader/writer

Communication

direction

Signal type

Transfer speed

106 kbit/s

212 kbit/s

424 kbit/s

848 kbit/s

Reader to card

(send data from the

MFRC630 to a card)

reader side

modulation

100 % ASK

100% ASK

bit encoding

modified Miller

encoding

modified Miller

encoding

modified Miller

encoding

modified Miller

encoding

fc = 13.56 MHz

bit rate [kbit/s]

fc / 128

fc / 64

fc / 32

fc / 16

Card to reader

(MFRC630 receives

data from a card)

card side

modulation

subcarrier load

modulation

subcarrier load

modulation

subcarrier load

modulation

subcarrier load

modulation

subcarrier

frequency

fc / 16

bit encoding

Manchester

encoding

BPSK

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

12 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

The MFRC630 connection to a host is required to manage the complete ISO/IEC 14443

A/MIFARE protocol. Figure 6 shows the data coding and framing according to ISO/IEC

14443A /MIFARE.

ISO/IEC 14443 A framing at 106 kBd

start

8-bit data

odd

parity

start bit is 1

ISO/IEC 14443 A framing at 212 kBd, 424 kBd and 848 kBd

start

even

parity

8-bit data

odd

parity

start bit is 0

burst of 32

subcarrier clocks

even parity at the

end of the frame

001aak585

Figure 6.ꢀData coding and framing according to ISO/IEC 14443 A

The internal CRC coprocessor calculates the CRC value based on ISO/IEC 14443 A part

3 and handles parity generation internally according to the transfer speed.

7.4 Host interfaces

7.4.1 Host interface configuration

The MFRC630 supports direct interfacing of various hosts as the SPI, I²C, I²CL and

serial UART interface type. The MFRC630 resets its interface and checks the current

host interface type automatically having performed a power-up or resuming from power

down. The MFRC630 identifies the host interface by the means of the logic levels on

the control pins after the Cold Reset Phase. This is done by a combination of fixed

pin connections.The following table shows the possible configurations defined by

IFSEL1,IFSEL0:

Table 7.ꢀConnection scheme for detecting the different interface types

28

29

30

31

26

27

Pin Symbol

IF0

UART

RX

SPI

I²C

I²C-L

MOSI

SCK

ADR1

SCL

ADR1

IF1

n.c.

SCL

IF2

TX

MISO

NSS

ADR2

SDA

IF3

PAD_VDD

VSS

ADR2

IFSEL0

IFSEL1

VSS

PAD_VDD

VSS

PAD_VDD

VSS

PAD_VDD

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

13 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.4.2 SPI interface

7.4.2.1 General

READER IC

SCK

IF1

IF0

IF2

IF3

MOSI

MISO

NSS

001aal998

Figure 7.ꢀConnection to host with SPI

The MFRC630 acts as a slave during the SPI communication. The SPI clock SCK has to

be generated by the master. Data communication from the master to the slave uses the

Line MOSI. Line MISO is used to send data back from the MFRC630 to the master.

A serial peripheral interface (SPI compatible) is supported to enable high speed

communication to a host. The implemented SPI compatible interface is according to a

standard SPI interface. The SPI compatible interface can handle data speed of up to

10 Mbit/s. In the communication with a host MFRC630 acts as a slave receiving data

from the external host for register settings and to send and receive data relevant for the

communication on the RF interface.

NSS (Not Slave Select) enables or disables the SPI interface. When NSS is logical high,

the interface is disabled and reset. Between every SPI command the NSS must go to

logical high to be able to start the next command read or write.

On both data lines (MOSI, MISO) each data byte is sent by MSB first. Data on MOSI

line shall be stable on rising edge of the clock line (SCK) and is allowed to change on

falling edge. The same is valid for the MISO line. Data is provided by the MFRC630 on

the falling edge and is stable on the rising edge.The polarity of the clock is low at SPI

idle.

7.4.2.2 Read data

To read out data from the MFRC630 by using the SPI compatible interface the following

byte order has to be used.

The first byte that is sent defines the mode (LSB bit) and the address.

Table 8.ꢀByte Order for MOSI and MISO

byte 0

byte 1

byte 2

byte 3 to n-1 byte n

byte n+1

00h

MOSI address 0

address 1

data 0

address 2

data 1

……..

address n

data n - 1

MISO

X

data n

Remark: The Most Significant Bit (MSB) has to be sent first.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

14 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.4.2.3 Write data

To write data to the MFRC630 using the SPI interface the following byte order has to

be used. It is possible to write more than one byte by sending a single address byte

(see.8.5.2.4).

The first send byte defines both, the mode itself and the address byte.

Table 9.ꢀByte Order for MOSI and MISO

byte 0

address 0

X

byte 1

data 0

X

byte 2

data 1

X

3 to n-1

……..

byte n

data n - 1

X

byte n + 1

data n

X

MOSI

MISO

……..

Remark: The Most Significant Bit (MSB) has to be sent first.

7.4.2.4 Address byte

The address byte has to fulfil the following format:

The LSB bit of the first byte defines the used mode. To read data from the MFRC630 the

LSB bit is set to logic 1. To write data to the MFRC630 the LSB bit has to be cleared. The

bits 6 to 0 define the address byte.

NOTE: When writing the sequence [address byte][data0][data1][data2]..., [data0] is

written to address [address byte], [data1] is written to address [address byte + 1] and

[data2] is written to [address byte + 2].

Exception: This auto increment of the address byte is not performed if data is written to

the FIFO address

Table 10.ꢀAddress byte 0 register; address MOSI

7

6

5

4

3

2

1

0

address 6 address 5 address 4 address 3 address 2 address 1 address 0 1 (read)

0 (write)

MSB

LSB

7.4.2.5 Timing Specification SPI

The timing condition for SPI interface is as follows:

Table 11.ꢀTiming conditions SPI

Symbol

t_SCKL

Parameter

Min

50

25

-

Typ

Max

Unit

SCK LOW time

-

ns

t_SCKH

SCK HIGH time

-

t_h(SCKH-D)

t_su(D-SCKH)

t_h(SCKL-Q)

t_(SCKL-NSSH)

t_NSSH

SCK HIGH to data input hold time

data input to SCK HIGH set-up time

SCK LOW to data output hold time

SCK LOW to NSS HIGH time

NSS HIGH time

-

25

-

0

50

-

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

15 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

t

SCKL

NSSH

SCKL

SCKH

SCK

t

h(SCKL-Q)

t

su(D-SCKH)

t

h(SCKH-D)

MOSI

MISO

MSB

LSB

t

(SCKL-NSSH)

NSS

aaa-016093

Figure 8.ꢀConnection to host with SPI

Remark: To send more bytes in one data stream the NSS signal must be LOW during

the send process. To send more than one data stream the NSS signal must be HIGH

between each data stream.

7.4.3 RS232 interface

7.4.3.1 Selection of the transfer speeds

The internal UART interface is compatible to a RS232 serial interface. The levels

supplied to the pins are between VSS and PVDD. To achieve full compatibility of the

voltage levels to the RS232 specification, a RS232 level shifter is required.

Table 12 "Selectable transfer speeds" describes examples for different transfer speeds

and relevant register settings. The resulting transfer speed error is less than 1.5 % for all

described transfer speeds. The default transfer speed is 115.2 kbit/s.

To change the transfer speed, the host controller has to write a value for the new transfer

speed to the register SerialSpeedReg. The bits BR_T0 and BR_T1 define factors to set

the transfer speed in the SerialSpeedReg.

Table 11 "Settings of BR_T0 and BR_T1" describes the settings of BR_T0 and BR_T1.

Table 12.ꢀSettings of BR_T0 and BR_T1

BR_T0

0

1

2

3

4

5

6

7

factor BR_T0

range BR_T1

1

2

4

8

16

32

64

1 to 32

33 to 64

Table 13.ꢀSelectable transfer speeds

Transfer speed (kbit/s)

Serial SpeedReg

Transfer speed accuracy (%)

(Hex.)

FA

7.2

9.6

-0.25

0.32

EB

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

16 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Transfer speed (kbit/s)

Serial SpeedReg

Transfer speed accuracy (%)

(Hex.)

DA

CB

AB

9A

14.4

-0.25

0.32

19.2

38.4

0.32

57.6

-0.25

-0.06

-0.25

1.45

115.2

128

7A

74

230.4

460.8

921.6

1228.8

5A

3A

1C

15

0.32

The selectable transfer speeds as shown are calculated according to the following

formulas:

if BR_T0 = 0: transfer speed = 27.12 MHz / (BR_T1 + 1)

if BR_T0 > 0: transfer speed = 27.12 MHz / (BR_T1 + 33)/2^{(BR_T0 - 1)}

Remark: Transfer speeds above 1228.8 kBits/s are not supported.

7.4.3.2 Framing

Table 14.ꢀUART framing

Bit

Length

1 bit

Value

0

Start bit (Sa)

Data bits

8 bit

Data

1

Stop bit (So)

1 bit

Remark: For data and address bytes the LSB bit has to be sent first. No parity bit is

used during transmission.

Read data: To read out data using the UART interface the flow described below has to

be used. The first send byte defines both the mode itself and the address.The Trigger on

pin IF3 has to be set, otherwise no read of data is possible.

Table 15.ꢀByte Order to Read Data

Mode

RX

byte 0

address

-

byte 1

-

TX

data 0

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

17 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

ADDRESS

RX

Sa

A0

A1

A2

A3

A4

A5

A6 RD/ So

NWR

DATA

TX

Sa

D0

D1

D2

D3

D4

D5

D6

D7

So

001aam298

Figure 9.ꢀExample for UART Read

Write data:

To write data to the MFRC630 using the UART interface the following sequence has to

be used.

The first send byte defines both, the mode itself and the address.

Table 16.ꢀByte Order to Write Data

Mode

RX

byte 0

byte 1

address 0

data 0

TX

address 0

ADDRESS

DATA

RX

Sa

A0

A1

A2

A3

A4

A5

A6 RD/ So

NWR

Sa

D0

D1

D2

D3

D4

D5

D6

D7

So

ADDRESS

TX

Sa

A0

A1

A2

A3

A4

A5

A6 RD/ So

NWR

001aam299

Figure 10.ꢀExample diagram for a UART write

Remark: Data can be sent before address is received.

7.4.4 I²C-bus interface

7.4.4.1 General

An Inter IC (I²C) bus interface is supported to enable a low cost, low pin count serial bus

interface to the host. The implemented I²C interface is mainly implemented according the

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

18 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

NXP Semiconductors I²C interface specification, rev. 3.0, June 2007. The MFRC630 can

act as a slave receiver or slave transmitter in standard mode, fast mode and fast mode

plus.

The following features defined by the NXP Semiconductors I²C interface specification,

rev. 3.0, June 2007 are not supported:

• The MFRC630 I2C interface does not stretch the clock

• The MFRC630 I2C interface does not support the general call. This means that the

MFRC630 does not support a software reset

• The MFRC630 does not support the I2C device ID

• The implemented interface can only act in slave mode. Therefore no clock generation

and access arbitration is implemented in the MFRC630.

• High speed mode is not supported by the MFRC630

PULL-UP

NETWORK

PULL-UP

NETWORK

READER IC

MICROCONTROLLER

SDA

SCL

001aam000

Figure 11.ꢀI²C-bus interface

The voltage level on the I2C pins is not allowed to be higher than PVDD.

SDA is a bidirectional line, connected to a positive supply voltage via a pull-up resistor.

Both lines SDA and SCL are set to HIGH level if no data is transmitted. Data on the I²C-

bus can be transferred at data rates of up to 400 kbit/s in fast mode, up to 1 Mbit/s in the

fast mode+.

If the I²C interface is selected, a spike suppression according to the I²C interface

specification on SCL and SDA is automatically activated.

For timing requirements refer to Table 196 "I²C-bus timing in fast mode and fast mode

plus"

7.4.4.2 I²C Data validity

Data on the SDA line shall be stable during the HIGH period of the clock. The HIGH state

or LOW state of the data line shall only change when the clock signal on SCL is LOW.

SDA

SCL

change

data line stable;

data valid

of data

allowed

001aam300

Figure 12.ꢀBit transfer on the I²C-bus.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

19 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.4.4.3 I²C START and STOP conditions

To handle the data transfer on the I²C-bus, unique START (S) and STOP (P) conditions

are defined.

A START condition is defined with a HIGH-to-LOW transition on the SDA line while SCL

is HIGH.

A STOP condition is defined with a LOW-to-HIGH transition on the SDA line while SCL is

HIGH.

The master always generates the START and STOP conditions. The bus is considered to

be busy after the START condition. The bus is considered to be free again a certain time

after the STOP condition.

The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition.

In this respect, the START (S) and repeated START (Sr) conditions are functionally

identical. Therefore, the S symbol will be used as a generic term to represent both the

START and repeated START (Sr) conditions.

SDA

SCL

SDA

SCL

S

P

START condition

STOP condition

001aam301

Figure 13.ꢀSTART and STOP conditions

7.4.4.4 I²C byte format

Each byte has to be followed by an acknowledge bit. Data is transferred with the MSB

first, see Figure 13 "START and STOP conditions". The number of transmitted bytes

during one data transfer is unrestricted but shall fulfil the read/write cycle format.

7.4.4.5 I²C Acknowledge

An acknowledge at the end of one data byte is mandatory. The acknowledge-related

clock pulse is generated by the master. The transmitter of data, either master or slave,

releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver shall pull

down the SDA line during the acknowledge clock pulse so that it remains stable LOW

during the HIGH period of this clock pulse.

The master can then generate either a STOP (P) condition to stop the transfer, or a

repeated START (Sr) condition to start a new transfer.

A master-receiver shall indicate the end of data to the slave- transmitter by not

generating an acknowledge on the last byte that was clocked out by the slave. The slave-

transmitter shall release the data line to allow the master to generate a STOP (P) or

repeated START (Sr) condition.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

20 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

DATA OUTPUT

BY TRANSMITTER

not acknowledge

DATA OUTPUT

BY RECEIVERER

acknowledge

SCL FROM

MASTER

1

2

8

9

S

clock pulse for

acknowledgement

START

condition

001aam302

Figure 14.ꢀAcknowledge on the I²C- bus

P

MSB

acknowledgement

signal from slave

acknowledgement

signal from receiver

Sr

byte complete,

interrupt within slave

clock line held low while

interrupts are serviced

S

or

Sr

or

P

1

2

7

8

9

1

2

3 - 8

9

ACK

001aam303

Figure 15.ꢀData transfer on the I²C- bus

7.4.4.6 I²C 7-bit addressing

During the I²C-bus addressing procedure, the first byte after the START condition is used

to determine which slave will be selected by the master.

Alternatively the I²C address can be configured in the EEPROM. Several address

numbers are reserved for this purpose. During device configuration, the designer has to

ensure, that no collision with these reserved addresses in the system is possible. Check

the corresponding I²C specification for a complete list of reserved addresses.

For all MFRC630 devices the upper 5 bits of the device bus address are reserved by

NXP and set to 01010(bin). The remaining 2 bits (ADR_2, ADR_1) of the slave address

can be freely configured by the customer in order to prevent collisions with other I²C

devices by using the interface pins (refer to Table 6) or the value of the I²C address

EEPROM register (refer to Table 28).

MSB

LSB

Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R/W

slave address

001aam304

Figure 16.ꢀFirst byte following the START procedure

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

21 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.4.4.7 I²C-register write access

To write data from the host controller via I²C to a specific register of the MFRC630 the

following frame format shall be used.

The read/write bit shall be set to logic 0.

The first byte of a frame indicates the device address according to the I²C rules. The

second byte indicates the register address followed by up to n-data bytes. In case the

address indicates the FIFO, in one frame all n-data bytes are written to the FIFO register

address. This enables for example a fast FIFO access.

7.4.4.8 I²C-register read access

To read out data from a specific register address of the MFRC630 the host controller

shall use the procedure:

First a write access to the specific register address has to be performed as indicated in

the following frame:

The first byte of a frame indicates the device address according to the I²C rules. The

second byte indicates the register address. No data bytes are added.

The read/write bit shall be logic 0.

Having performed this write access, the read access starts. The host sends the device

address of the MFRC630. As an answer to this device address the MFRC630 responds

with the content of the addressed register. In one frame n-data bytes could be read

using the same register address. The address pointing to the register is incremented

automatically (exception: FIFO register address is not incremented automatically).

This enables a fast transfer of register content. The address pointer is incremented

automatically and data is read from the locations [address], [address+1], [address+2]...

[address+(n-1)]

In order to support a fast FIFO data transfer, the address pointer is not incremented

automatically in case the address is pointing to the FIFO.

The read/write bit shall be set to logic 1.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

22 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Write Cycle

0

(W)

I2C slave address

A7-A0

Frontend IC register

address A6-A0

DATA

[7..0]

SA

Ack

0

Ack

[0..n]

Ack

SO

Read Cycle

0

(W)

I2C slave address

A7-A0

Frontend IC register

address A6-A0

SA

Ack

0

Ack

Optional, if the previous access was on the same register address

0..n

1

(R)

I2C slave address

A7-A0

DATA

[7..0]

SA

Ack

[0..n]

Ack

sent by master

sent by slave

DATA

[7..0]

Nack

SO

001aam305

Figure 17.ꢀRegister read and write access

7.4.4.9 I²CL-bus interface

The MFRC630 provides an additional interface option for connection of a SAM. This

logical interface fulfills the I²C specification, but the rise/fall timings will not be compliant

to the I²C standard. The I²CL interface uses standard I/O pads, and the communication

speed is limited to 5 MBaud. The protocol itself is equivalent to the fast mode protocol of

I²C. The SCL levels are generated by the host in push/pull mode. The MFRC630 does

not stretch the clock. During the high period of SCL the status of the line is maintained by

a bus keeper.

The address is 01010xxb, where the last two bits of the address can be defined by the

application. The definition of this bits can be done by two options. With a pin, where the

higher bit is fixed to 0 or the configuration can be defined via EEPROM. Refer to the

EEPROM configuration in Section 7.7.

Table 17.ꢀTiming parameter I²CL

Parameter

f_SCL

Min

0

Max

Unit

MHz

ns

5

-

t_HD;STA

t_LOW

80

100

80

0

-

ns

t_HIGH

-

ns

t_SU;SDA

t_HD;DAT

t_SU;DAT

t_SU;STO

t_BUF

-

ns

50

20

-

ns

0

ns

80

200

ns

-

ns

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

23 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

The pull-up resistor is not required for the I²CL interface. Instead, a on chip buskeeper

is implemented in the MFRC630 for SDA of the I²CL interface. This protocol is intended

to be used for a point to point connection of devices over a short distance and does

not support a bus capability.The driver of the pin must force the line to the desired

logic voltage. To avoid that two drivers are pushing the line at the same time following

regulations must be fulfilled:

SCL: As there is no clock stretching, the SCL is always under control of the Master.

SDA: The SDA line is shared between master and slave. Therefore the master and the

slave must have the control over the own driver enable line of the SDA pin. The following

rules must be followed:

• In the idle phase the SDA line is driven high by the master

• In the time between start and stop condition the SDA line is driven by master or slave

when SCL is low. If SCL is high the SDA line is not driven by any device

• To keep the value on the SDA line a on chip buskeeper structure is implemented for

the line

7.4.5 SAM interface

7.4.5.1 SAM functionality

The MFRC630 implements a dedicated I2C or SPI interface to integrate a MIFARE SAM

(Secure Access Module) in a very convenient way into applications (e.g. a proximity

reader).

The SAM can be connected to the microcontroller to operate like a cryptographic co-

processor. For any cryptographic task, the microcontroller requests a operation from the

SAM, receives the answer and sends it over a host interface (e.g. I2C, SPI) interface to

the connected reader IC.

The MIFARE SAM supports a optimized method to integrate the SAM in a very efficient

way to reduce the protocol overhead. In this system configuration, the SAM is integrated

between the microprocessor and the reader IC, connected by one interface to the reader

IC and by another interface to the microcontroller. In this application the microcontroller

accesses the SAM using the T=1 protocol and the SAM accesses the reader IC using

an I2C interface. The I2C SAM address is always defined by EEPROM register.

Default value is 0101100. As the SAM is directly communicating with reader IC, the

communication overhead is reduced. In this configuration, a performance boost of up to

40% can be achieved for a transaction time.

The MIFARE SAM supports applications using MIFARE cards. For multi application

purposes an architecture connecting the microcontroller additionally directly to the reader

IC is recommended. This is possible by connecting the MFRC630 on one interface (SAM

Interface SDA, SCL) with the MIFARE SAM AV2.6 (P5DF081XX/T1AR1070) and by

connecting the microcontroller to the S2C or SPI interface.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

24 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

T=1

I2C

SAM

AV2.6

READER

IC

µC

I2C

Reader

aaa-002963

Figure 18.ꢀI2C interface enables convenient MIFARE SAM integration

7.4.5.2 SAM connection

The MFRC630 provides an interface to connect a SAM dedicated to the MFRC630. Both

interface options of the MFRC630, I²C, I²CL or SPI can be used for this purpose. The

interface option of the SAM itself is configured by a host command sent from the host to

the SAM.

The I²CL interface is intended to be used as connection between two IC’s over a short

distance. The protocol fulfills the I²C specification, but does support a single device

connected to the bus only.

The SPI block for SAM connection is identical with the SPI host interface block.

The pins used for the SAM SPI are described in Table 17.

Table 18.ꢀSPI SAM connection

SPI functionality

MISO

SCL

SDA2

SCL2

IFSEL1

IFSEL0

MOSI

NSS

7.4.6 Boundary scan interface

The MFRC630 provides a boundary scan interface according to the IEEE 1149.1. This

interface allows to test interconnections without using physical test probes. This is done

by test cells, assigned to each pin, which override the functionality of this pin.

To be able to program the test cells, the following commands are supported:

Table 19.ꢀBoundary scan command

Value

Command

Parameter in

Parameter out

(decimal)

0

1

2

3

4

bypass

-

preload

data (24)

-

sample

-

data (24)

data (32)

-

ID code (default)

USER code

Clamp

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

25 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Value

Command

Parameter in

Parameter out

(decimal)

5

HIGH Z

-

7

extest

data (24)

8

interface on/off

register access read

register access write

interface (1)

address (7)

address (7) - data (8)

-

9

data (8)

-

10

The Standard IEEE 1149.1 describes the four basic blocks necessary to use this

interface: Test Access Port (TAP), TAP controller, TAP instruction register, TAP data

register;

7.4.6.1 Interface signals

The boundary scan interface implements a four line interface between the chip and the

environment. There are three Inputs: Test Clock (TCK); Test Mode Select (TMS); Test

Data Input (TDI) and one output Test Data Output (TDO). TCK and TMS are broadcast

signals, TDI to TDO generate a serial line called Scan path.

Advantage of this technique is that independent of the numbers of boundary scan

devices the complete path can be handled with four signal lines.

The signals TCK, TMS are directly connected with the boundary scan controller. Because

these signals are responsible for the mode of the chip, all boundary scan devices in one

scan path will be in the same boundary scan mode.

7.4.6.2 Test Clock (TCK)

The TCK pin is the input clock for the module. If this clock is provided, the test logic

is able to operate independent of any other system clocks. In addition, it ensures that

multiple boundary scan controllers that are daisy-chained together can synchronously

communicate serial test data between components. During normal operation, TCK

is driven by a free-running clock. When necessary, TCK can be stopped at 0 or 1 for

extended periods of time. While TCK is stopped at 0 or 1, the state of the boundary scan

controller does not change and data in the Instruction and Data Registers is not lost.

The internal pull-up resistor on the TCK pin is enabled. This assures that no clocking

occurs if the pin is not driven from an external source.

7.4.6.3 Test Mode Select (TMS)

The TMS pin selects the next state of the boundary scan controller. TMS is sampled on

the rising edge of TCK. Depending on the current boundary scan state and the sampled

value of TMS, the next state is entered. Because the TMS pin is sampled on the rising

edge of TCK, the IEEE Standard 1149.1 expects the value on TMS to change on the

falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the boundary scan controller

state machine to the Test-Logic-Reset state. When the boundary scan controller enters

the Test-Logic-Reset state, the Instruction Register (IR) resets to the default instruction,

IDCODE. Therefore, this sequence can be used as a reset mechanism.

The internal pull-up resistor on the TMS pin is enabled.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

26 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.4.6.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains.

TDI is sampled on the rising edge of TCK and, depending on the current TAP state and

the current instruction, presents this data to the proper shift register chain. Because the

TDI pin is sampled on the rising edge of TCK, the IEEE Standard 1149.1 expects the

value on TDI to change on the falling edge of TCK.

The internal pull-up resistor on the TDI pin is enabled.

7.4.6.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the

DR chains. The value of TDO depends on the current TAP state, the current instruction,

and the data in the chain being accessed. In order to save power when the port is not

being used, the TDO pin is placed in an inactive drive state when not actively shifting out

data. Because TDO can be connected to the TDI of another controller in a daisy-chain

configuration, the IEEE Standard 1149.1 expects the value on TDO to change on the

falling edge of TCK.

7.4.6.6 Data register

According to the IEEE1149.1 standard there are two types of data register defined:

bypass and boundary scan

The bypass register enable the possibility to bypass a device when part of the scan

path.Serial data is allowed to be transferred through a device from the TDI pin to the

TDO pin without affecting the operation of the device.

The boundary scan register is the scan-chain of the boundary cells. The size of this

register is dependent on the command.

7.4.6.7 Boundary scan cell

The boundary scan cell opens the possibility to control a hardware pin independent of its

normal use case. Basically the cell can only do one of the following: control, output and

input.

IC1

IC2

Boundary scan cell

TDI

TDO

TDI

TDO

TAP

TCK

TMS

TCK

TMS

001aam306

Figure 19.ꢀBoundary scan cell path structure

7.4.6.8 Boundary scan path

This chapter shows the boundary scan path of the MFRC630.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

27 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 20.ꢀBoundary scan path of the MFRC630

Number (decimal)

Cell

Port

Function

Control

Bidir

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

BC_1

BC_8

BC_1

BC_8

BC_1

BC_8

BC_1

BC_8

BC_1

BC_8

BC_1

BC_8

BC_1

BC_8

BC_1

BC_8

BC_1

BC_4

BC_1

BC_8

BC_1

BC_8

BC_1

BC_8

-

CLKOUT

-

Control

Bidir

SCL2

-

Control

Bidir

SDA2

-

Control

Bidir

IFSEL0

-

Control

Bidir

IFSEL1

-

Control

Bidir

IF0

-

Control

Bidir

IF1

-

Control

Bidir

8

IF2

7

IF2

Output2

Bidir

6

IF3

5

-

Control

Bidir

4

IRQ

3

-

Control

Bidir

2

SIGIN

-

1

Control

Bidir

0

SIGOUT

Refer to the MFRC630 BSDL file.

7.4.6.9 Boundary Scan Description Language (BSDL)

All of the boundary scan devices have a unique boundary structure which is necessary to

know for operating the device. Important components of this language are:

• available test bus signal

• compliance pins

• command register

• data register

• boundary scan structure (number and types of the cells, their function and the

connection to the pins.)

The MFRC630 is using the cell BC_8 for the IO-Lines. The I²C Pin is using a BC_4 cell.

For all pad enable lines the cell BC1 is used.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

28 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

The manufacturer's identification is 02Bh.

• attribute IDCODEISTER of MFRC630: entity is "0001" and -- version

• "0011110010000010b" and -- part number (3C82h)

• "00000010101b" and -- manufacturer (02Bh)

• "1b"; -- mandatory

The user code data is coded as followed:

• product ID (3 bytes)

• version

These four bytes are stored as the first four bytes in the EEPROM.

7.4.6.10 Non-IEEE1149.1 commands

Interface on/off

With this command the host/SAM interface can be deactivated and the Read and Write

command of the boundary scan interface is activated. (Data = 1). With Update-DR the

value is taken over.

Register Access Read

At Capture-DR the actual address is read and stored in the DR. Shifting the DR is shifting

in a new address. With Update-DR this address is taken over into the actual address.

Register Access Write

At the Capture-DR the address and the data is taken over from the DR. The data is

copied into the internal register at the given address.

7.5 Buffer

7.5.1 Overview

An 512 × 8-bit FIFO buffer is implemented in the MFRC630. It buffers the input and

output data stream between the host and the internal state machine of the MFRC630.

Thus, it is possible to handle data streams with lengths of up to 512 bytes without taking

timing constraints into account. The FIFO can also be limited to a size of 255 byte. In

this case all the parameters (FIFO length, Watermark...) require a single byte only for

definition. In case of a 512 byte FIFO length the definition of this values requires 2 bytes.

7.5.2 Accessing the FIFO buffer

When the μ-Controller starts a command, the MFRC630 may, while the command is in

progress, access the FIFO-buffer according to that command. Physically only one FIFO-

buffer is implemented, which can be used in input and output direction. Therefore the μ-

Controller has to take care, not to access the FIFO buffer in a way that corrupts the FIFO

data.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

29 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.5.3 Controlling the FIFO buffer

Besides writing to and reading from the FIFO buffer, the FIFO-buffer pointers might be

reset by setting the bit FIFOFlush in FIFOControl to 1. Consequently, the FIFOLevel bits

are set to logic 0, the actually stored bytes are not accessible any more and the FIFO

buffer can be filled with another 512 bytes (or 255 bytes if the bit FIFOSize is set to 1)

again.

7.5.4 Status Information about the FIFO buffer

The host may obtain the following data about the FIFO-buffers status:

• Number of bytes already stored in the FIFO-buffer. Writing increments, reading

decrements the FIFO level: FIFOLength in register FIFOLength (and FIFOControl

Register in 512 byte mode)

• Warning, that the FIFO-buffer is almost full: HiAlert in register FIFOControl according

to the value of the water level in register WaterLevel (Register 02h bit [2], Register 03h

bit[7:0])

• Warning, that the FIFO-buffer is almost empty: LoAlert in register FIFOControl

according to the value of the water level in register WaterLevel (Register 02h bit [2],

Register 03h bit[7:0])

• FIFOOvl bit indicates, that bytes were written to the FIFO buffer although it was already

full: ErrIRQ in register IRQ0.

WaterLevel is one single value defining both HiAlert (counting from the FIFO top) and

LoAlert (counting from the FIFO bottom). The MFRC630 can generate an interrupt signal

if:

• LoAlertIRQEn in register IRQ0En is set to logic 1 it will activate pin IRQ when LoAlert in

the register FIFOControl changes to 1.

• HiAlertIRQEN in register IRQ0En is set to logic 1 it will activate pin IRQ when HiAlert in

the register FIFOControl changes to 1.

The bit HiAlert is set to logic 1 if maximum water level bytes (as set in register

WaterLevel) or less can be stored in the FIFO-buffer. It is generated according to the

following equation:

(2)

The bit LoAlert is set to logic 1 if water level bytes (as set in register WaterLevel) or less

are actually stored in the FIFO-buffer. It is generated according to the following equation:

(3)

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

30 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.6 Analog interface and contactless UART

7.6.1 General

The integrated contactless UART supports the external host online with framing and

error checking of the protocol requirements up to 848 kbit/s. An external circuit can be

connected to the communication interface pins SIGIN and SIGOUT to modulate and

demodulate the data.

The contactless UART handles the protocol requirements for the communication

schemes in co-operation with the host. The protocol handling itself generates bit- and

byte-oriented framing and handles error detection like Parity and CRC according to the

different contactless communication schemes.

The size, the tuning of the antenna, and the supply voltage of the output drivers have an

impact on the achievable field strength. The operating distance between reader and card

depends additionally on the type of card used.

7.6.2 TX transmitter

The signal delivered on pin TX1 and pin TX2 is the 13.56 MHz carrier modulated by an

envelope signal for energy and data transmission. It can be used to drive an antenna

directly, using a few passive components for matching and filtering, see Section 13

"Application information". The signal on TX1 and TX2 can be configured by the register

DrvMode, see Section 8.8.1 "TxMode".

The modulation index can be set by the TxAmp.

Following figure shows the general relations during modulation

influenced by set_clk_mode

envelope

TX ASK100

(1)

TX ASK10

(2)

time

001aan355

1: Defined by set_cw_amplitude.

2: Defined by set_residual_carrier.

Figure 20.ꢀGeneral dependences of modulation

Note: When changing the continuous carrier amplitude, the residual carrier amplitude

also changes, while the modulation index remains the same.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

31 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

The registers Section 8.8 and Section 8.10 control the data rate, the framing during

transmission and the setting of the antenna driver to support the requirements at the

different specified modes and transfer speeds.

Table 21.ꢀSettings for TX1 and TX2

TxClkMode

(binary)

Tx1 and TX2 output

Remarks

000

001

010

110

High impedance

-

0

output pulled to 0 in any case

output pulled to 1 in any case

1

RF high side push

open drain, only high side (push) MOS supplied

with clock, clock parity defined by invtx; low

side MOS is off

101

111

RF low side pull

open drain, only low side (pull) MOS supplied

with clock, clock parity defined by invtx; high

side MOS is off

13.56 MHz clock derived

from 27.12 MHz quartz

divided by 2

push/pull Operation, clock polarity defined by

invtx; setting for 10% modulation

Register TXamp and the bits for set_residual_carrier define the modulation index:

Table 22.ꢀSetting residual carrier and modulation index by TXamp.set_residual_carrier

set_residual_carrier (decimal) residual carrier [%]

modulation index [%]

0

99

98

96

94

91

89

87

86

85

84

83

82

81

80

79

78

77

76

75

0.5

1

1.0

2

2.0

3

3.1

4

4.7

5

5.8

6

7.0

7

7.5

8

8.1

9

8.7

10

11

12

13

14

15

16

17

18

9.3

9.9

10.5

11.1

11.7

12.4

13.0

13.6

14.3

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

32 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

set_residual_carrier (decimal) residual carrier [%]

modulation index [%]

19

20

21

22

23

24

25

26

27

28

29

30

31

74

72

70

68

65

60

55

50

45

40

35

30

25

14.9

16.3

17.6

19.0

21.2

25.0

29.0

33.3

37.9

42.9

48.1

53.8

60.0

Note: At VDD(TVDD) <5 V and residual carrier settings <50%, the accuracy of the

modulation index may be low in dependency of the antenna tuning impedance

7.6.2.1 Overshoot protection

The MFRC630 provides an overshoot protection for 100% ASK to avoid overshoots

during a PCD communication. Therefore two timers overshoot_t1 and overshoot_t2 can

be used.

During the timer overshoot_t1 runs an amplitude defined by set_cw_amplitude bits is

provided to the output driver. Followed by an amplitude denoted by set_residual_carrier

bits with the duration of overshoot_t2.

7.0

(V)

5.0

3.0

1.0

-1.0

2.50

3.03

3.56

4.10

time ( s)

001aan356

Figure 21.ꢀExample 1: overshoot_t1 = 2d; overhoot_t2 = 5d.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

33 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.0

(V)

5.0

3.0

1.0

-1.0

0

1

2

3

4

5

time ( s)

001aan357

Figure 22.ꢀExample 2: overshoot_t1 = 0d; overhoot_t2 = 5d

7.6.2.2 Bit generator

The default coding of a data stream is done by using the Bit-Generator. It is activated

when the value of TxFrameCon.DCodeType is set to 0000 (bin). The Bit-Generator

encodes the data stream byte-wise and can apply the following encoding steps to each

data byte.

1. Add a start-bit of specified type at beginning of every byte

2. Add a stop-bit and EGT bits of a specified type. The maximum number of EGT bit is 6,

only full bits are supported

3. Add a parity-bit of a specified type

4. TxLastBits (skips a given number of bits at the end of the last byte in a frame)

5. Encrypt data-bit (MIFARE encryption)

It is not possible to skip more than 8 bit of a single byte!

By default, data bytes are always treated LSB first.

7.6.3 Receiver circuitry

7.6.3.1 General

The MFRC630 features a versatile quadrature receiver architecture with fully differential

signal input at RXP and RXN. It can be configured to achieve optimum performance for

reception of various 13.56 MHz based protocols.

For all processing units various adjustments can be made to obtain optimum

performance.

7.6.3.2 Block diagram

Figure 23 shows the block diagram of the receiver circuitry. The receiving process

includes several steps. First the quadrature demodulation of the carrier signal of 13.56

MHz is done. Several tuning steps in this circuit are possible.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

34 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

fully/quasi-differential

rcv_hpcf<1:0>

rcv_gain<1:0>

rx_p

rx_n

mix_out_i_p

out_i_p

out_i_n

mixer

DATA

mix_out_i_n

2-stage BBA

clk_27 MHz

2-stage BBA

I-clks

rx_p

rx_n

13.56 MHz

I/O CLOCK

GENERATION

TIMING

GENERATION

ADC

clk_27 MHz

Adc_data_ready

DATA

Q-clks

rx_p

rx_n

mix_out_q_p

mix_out_q_n

out_q_p

out_q_n

mixer

rcv_gain<1:0>

rcv_hpcf<1:0>

fully/quasi-differential

001aan358

Figure 23.ꢀBlock diagram of receiver circuitry

The receiver can also be operated in a single ended mode. In this case the

Rcv_RX_single bit has to be set. In the single ended mode, the two receiver pins RXP

and RXN need to be connected together and will provide a single ended signal to the

receiver circuitry.

When using the receiver in a single ended mode the receiver sensitivity is decreased

and the achievable reading distance might be reduced, compared to the fully differential

mode.

Table 23.ꢀConfiguration for single or differential receiver

Mode

rcv_rx_single

pins RXP and RXN

Fully differential

0

provide differential signal from

differential antenna by separate rx-

coupling branches

Quasi differential

1

connect RXP and RXN together

and provide single ended signal

from antenna by a single rx-

coupling branch

The quadrature-demodulator uses two different clocks, Q-clock and I-clock, with a

phase shift of 90° between them. Both resulting baseband signals are amplified, filtered,

digitized and forwarded to a correlation circuitry.

The typical application is intended to implement the Fully differential mode and

will deliver maximum reader/writer distance. The Quasi differential mode can be

used together with dedicated antenna topologies that allow a reduction of matching

components at the cost of overall reading performance.

During low power card detection the DC levels at the I- and Q-channel mixer outputs

are evaluated. This requires that mixers are directly connected to the ADC. This can be

configured by setting the bit Rx_ADCmode in register Rcv (38h).

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

35 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.6.4 Active antenna concept

Two main blocks are implemented in the MFRC630. A digital circuitry, comprising state

machines, coder and decoder logic and an analog circuitry with the modulator and

antenna drivers, receiver and amplification circuitry. For example, the interface between

these two blocks can be configured in the way, that the interfacing signals may be routed

to the pins SIGIN and SIGOUT. The most important use of this topology is the active

antenna concept where the digital and the analog blocks are separated. This opens the

possibility to connect e.g. an additional digital block of another MFRC630 device with a

single analog antenna front-end.

SIGIN

SIGOUT

SIGIN

READER IC

(DIGITAL)

READER IC

(ANTENNA)

SIGOUT

001aam307

Figure 24.ꢀBlock diagram of the active Antenna concept

The Table 23 and Table 24 describe the necessary register configuration for the use

case active antenna concept.

Table 24.ꢀRegister configuration of MFRC630 active antenna concept (DIGITAL)

Register

Value (binary)

Description

SigOut.SigOutSel

Rcv.SigInSel

0100

TxEnvelope

10

11

Receive over SigIn (ISO/IEC14443A)

Receive over SigIn (Generic Code)

DrvCon.TxSel

00

Low (idle)

Table 25.ꢀRegister configuration of MFRC630 active antenna concept (Antenna)

Register

Value (binary)

Description

SigOut.SigOutSel

0110

0111

Generic Code (Manchester)

Manchester with Subcarrier (ISO/IEC14443A)

Rcv.SigInSel

01

10

1

Internal

DrvCon.TxSel

RxCtrl.RxMultiple

External (SigIn)

RxMultiple on

The interface between these two blocks can be configured in the way, that the interfacing

signals may be routed to the pins SIGIN and SIGOUT (see Figure 25 "Overview SIGIN/

SIGOUT Signal Routing").

This topology supports, that some parts of the analog part of the MFRC630 may be

connected to the digital part of another device.

The switch SigOutSel in registerSigOut can be used to measure signals. This is

especially important during the design In phase or for test purposes to check the

transmitted and received data.

However, the most important use of SIGIN/SIGOUT pins is the active antenna concept.

An external active antenna circuit can be connected to the digital circuit of the MFRC630.

SigOutSel has to be configured in that way that the signal of the internal Miller Coder

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

36 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

is sent to SIGOUT pin (SigOutSel = 4). SigInSel has to be configured to receive

Manchester signal with sub-carrier from SIGIN pin (SigInSel = 1).

It is possible, to connect a passive antenna to pins TX1, TX2 and RX (via the appropriate

filter and matching circuit) and at the same time an active antenna to the pins SIGOUT

and SIGIN. In this configuration, two RF-parts may be driven (one after another) by a

single host processor.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

37 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.6.5 Symbol generator

The symbol generator is used to create various protocol symbols. These can be e.g.

SOF or EOF symbols as they are used by the ISO14443 protocols or proprietary protocol

symbols.

Symbols are defined by means of the symbol definition registers and the mode registers.

Four different symbols can be used. Two of them, Symbol0 and Symbol1 have a

maximum pattern length of 16 bit and feature a burst length of up to 256 bits of either

logic "0" or logic "1". The Symbol2 and Symbol3 are limited to 8 bit pattern length and do

not support a burst.

The definition of symbol patterns is done by writing the bit sequence of the pattern to

the appropriate register. The last bit of the pattern to be sent is located at the LSB of

the register. By setting the symbol length in the symbol-length register (TxSym10Len

and TxSym32Len) the definition of the symbol pattern is completed. All other bits at bit-

position higher than the symbol length in the definition register are ignored. (Example:

length of Symbol2 = 5, bit7 and bit6 are ignored, bit5 to bit0 define the symbol pattern,

bit5 is sent first)

Which symbol-pattern is sent can be configured in the TxFrameCon register. Symbol0,

Symbol1 and Symbol2 can be sent before data packets, Symbol1, Symbol2 and Symbol3

can be sent after data packets. Each symbol is defined by a set of registers. Symbols are

configured by a pair of registers. Symbol0 and Symbol1 share the same configuration

and Symbol2 and Symbol3 share the same configuration. The configuration includes

setting of bit-clock- and subcarrier-frequency, as well as selection of the pulse type/length

and the envelope type.

7.7 Memory

7.7.1 Memory overview

The MFRC630 implements three different memories: EEPROM, FIFO and Registers.

At startup, the initialization of the registers which define the behavior of the IC is

performed by an automatic copy of an EEPROM area (read/write EEPROM section1 and

section2, register reset) into the registers. The behavior of the MFRC630 can be changed

by executing the command LoadProtocol, which copies a selected default protocol from

the EEPROM (read only EEPROM section4, register Set Protocol area) into the registers.

The read/write EEPROM section2 can be used to store any user data or predefined

register settings. These predefined settings can be copied with the command

"LoadRegister" into the internal registers.

The FIFO is used as Input/Out buffer and is able to improve the performance of a system

with limited interface speed.

7.7.2 EEPROM memory organization

The MFRC630 has implemented a EEPROM non-volatile memory with a size of 8

kB.The EEPROM is organized in pages of 64 bytes. One page of 64 bytes can be

programmed at a time. Defined purposes had been assigned to specific memory areas

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

39 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

of the EEPROM, which are called Sections. Five sections 0..4 with different purpose do

exist.

Table 26.ꢀEEPROM memory organization

Section

Page

Byte

addresses

Access Memory content

rights

0

00 to 31

r

product information and configuration

32 to 63

r/w

w

product configuration

register reset

1

2

3

4

1 to 2

64 to 191

3 to 95

192 to 6143

6144 to 7167

7168 to 8191

free

96 to 111

112 to 128

MIFARE key

r

Register Set Protocol (RSP)

The following figure show the structure of the EEPROM:

Section 0:

Section 1:

Production and config

Register reset

Section 2:

Free

Section 3:

MIFARE key area (MKA)

RSP-Area for TX

Section 4_TX:

Section 4_RX:

RSP-Area for RX

001aan359

Figure 26.ꢀSector arrangement of the EEPROM

7.7.2.1 Product information and configuration - Page 0

The first EEPROM page includes production data as well as configuration information.

Table 27.ꢀProduction area (Page 0)

Address

(Hex.)

0

1

2

3

4

5

6

7

00

08

ProductID

Version

Unique Identifier

Manufacturer

Data

10

18

ManufacturerData

ProductID: Identifier for this MFRC630 product, only address 01h shall be evaluated for

identifying the Product MFRC630, address 00h and 02h shall be ignored by software.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

40 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Please note, that the silicon version MFRC63002 and MFRC63003 can be identified on

register address 7Fh, it is not coded in the EEPROM production area.

Table 28.ꢀProduct ID overview of CLRC663 family

Address 01h

CLRC663

MFRC631

MFRC630

SLRC610

Product ID

01h

C0h

80h

20h

Version: This register indicates the version of the EEPROM initialization data during

production. (Identification of the Hardware version is available in the register 7Fh, not in

the EEPROM Version address. The hardware information in register 7Fh is hardwired

and therefore independent from any EEPROM configuration.)

Unique Identifier: Unique number code for this device

Manufacturer Data: This data is programmed during production. The content is not

intended to be used by any application and might be not the same for different devices.

Therefore this content needs to be considered to be undefined.

Table 29.ꢀConfiguration area (Page 0)

Address

(Hex.)

0

1

2

3

4

5

6

7

20

28

30

38

I²C_Address

Interface I²C SAM_Address DefaultProtRx DefaultProtTx

-

TxCRCPreset

RxCRCPreset

-

I²C-Address

Two possibilities exist to define the address of the I²C interface. This can be done either

by configuring the pins IF0, IF2 (address is then 10101xx, xx is defined by the interface

pins IF0, IF2) or by writing value into the I²C address area. The selection, which of this

2-information pin configuration or EEPROM content - is used as I²C-address is done at

EEPROM address 21h (Interface, bit4)

Interface

This section describes the interface byte configuration.

Table 30.ꢀInterface byte

Bit

7

6

5

4

3

2

1

0

I²C_HSP

-

I2C_Address

r/w

Boundary Scan

r/w

Host

-

access rights

r/w

RFU

-

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

41 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 31.ꢀInterface bits

Bit

Symbol

Description

7

I²C_HSP

when cleared, the high speed mode is used

when set, the high speed+ mode is used (default)

6, 5

4

RFU

-

I²C_Address

when cleared, the pins are used (default)

when set, the EEPROM is used

3

Boundary

Scan

when cleared, the boundary scan interface is ON (default)

when set, the boundary scan is OFF

2 to 0

Host

000b - RS232

001b - I²C

010b - SPI

011b - I²CL

1xxb - pin selection

I²C_SAM_Address

The I²C SAM Address is always defined by the EEPROM content.

The Register Set Protocol (RSP) Area contains settings for the TX registers (16 bytes)

and for the RX registers (8 bytes).

Table 32.ꢀTx and Rx arrangements in the register set protocol area

Section

Section 4 TX

Section 4 Rx

Tx0

Tx4

RX0

RX8

Tx1

TX2

Tx3

Tx5

TX6

TX7

RX6

RX14

RX1

RX9

RX2

RX10

RX3

RX4

RX12

RX5

RX7

RX11

RX13

RX15

TxCrcPreset

The data bits are send by the analog module and are automatically extended by a CRC.

7.7.3 EEPROM initialization content LoadProtocol

The MFRC630 EEPROM is initialized at production with values which are used to reset

certain registers of the MFRC630 to default settings by copying the EEprom content

to the registers. Only registers or bits with "read/write" or "dynamic" access rights are

initialized with this default values copied from the EEProm.

Note that the addresses used for copying reset values from EEprom to registers are

dependent on the configured protocol and can be changed by the user.

Table 33.ꢀRegister reset values (Hex.) (Page0)

Address 0 (8)

1 (9)

2 (A)

3 (B)

4 (C)

5 (D)

6 (E)

7 (F)

Function Product ID

Version

Unique Identifier

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

42 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Address 0 (8)

00 XX

1 (9)

2 (A)

3 (B)

4 (C)

5 (D)

6 (E)

7 (F)

see table 34 XX

XX

Function Unique Identifier

08 XX XX

Factory trim values

Factory trim

value

XX

Function TrimLFO

10 XX

XX

Function Factory trim values

18....

XX

Factory trim values

XX XX

....38

The register reset values are configuration parameters used after startup of the IC. They

can be changed to modify the default behavior of the device. In addition to this register

reset values, is the possibility to load settings for various user implemented protocols.The

load protocol command is used for this purpose.

Table 34.ꢀRegister reset values (Hex.)(Page1 and page 2)

Address 0 (8)

Command

40

1 (9)

HostCtrl

00

2 (A)

3 (B)

4 (C)

5 (D)

6 (E)

IRQ0

00

7 (F)

IRQ1

00

FiFoControl WaterLevel FiFoLength FiFoData

40

80

05

00

IRQ0En

10

IRQ1En

00

Error

00

Status

00

RxBitCtrl

00

RxColl

00

TControl

00

T0Control

00

48

T0ReloadHi T0ReloadLo T0Counter

ValHi

T0Counter

ValLo

T1Control

T1ReloadHi T1ReloadLo T1Counter

ValHi

50

58

60

68

70

00

80

00

80

00

T1Counter

ValLo

T2Control

T2ReloadHi T2ReloadLo T2Counter

ValHi

T2Counter

ValLo

T3Control

T3ReloadHi

00

80

00

T3ReloadLo T3Counter

ValHi

T3Counter

ValHi

T4Control

T4ReloadHi T4ReloadLo T4Counter

ValHi

T4Counter

ValLo

80

00

80

00

DrvMode

TxAmp

DrvCon

Txl

TxCRC

Preset

RxCRC

Preset

TxDataNum TxModWith

86

15

11

06

18

08

27

TxSym10

BurstLen

TxWaitCtrl

TxWaitLo

FrameCon

RxSofD

RxCtrl

RxWait

RxThres

hold

00

C0

12

CF

00

04

90

3F

Rcv

12

RxAna

0A

RFU

00

SerialSpeed LFO_trimm PLL_Ctrl

7A 80 04

PLL_Div

20

LPCD_QMin

48

78

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

43 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Address 0 (8)

LPCD_

1 (9)

2 (A)

3 (B)

4 (C)

5 (D)

6 (E)

7 (F)

LPCD_IMin LPCD

LPCD

PadEn

PadOut

PadIn

SigOut

_result_I

00

_result_Q

QMax

80

88

12

88

00

TxBitMod

20

RFU

xx

TxDataCon TxDataMod TxSymFreq TxSym0H

TySym0L

00

TxSym1H

00

04

50

40

00

TxSym1L

0x00

TxSym2

0x00

TxSym3

TxSym10Le TxSym32Le TxSym32Bu TxSym10M TxSym32M

ngth

rstCtrl

od

90

98

0x00

0x50

RxBitMod

0x02

RxEOFSym RxSyncValH RxSyncValL RxSyncMod RxMod

0x00 0x00 0x01 0x00 0x08

RXCorr

0x08

FabCal

0xB2

7.8 Clock generation

7.8.1 Crystal oscillator

The clock applied to the MFRC630 acts as time basis for generation of the carrier sent

out at TX and for the quadrature mixer I and Q clock generation as well as for the coder

and decoder of the synchronous system. Therefore stability of the clock frequency is an

important factor for proper performance. To obtain highest performance, clock jitter has

to be as small as possible. This is best achieved by using the internal oscillator buffer

with the recommended circuitry.

READER IC

XTAL1 XTAL2

27.12 MHz

001aam308

Figure 27.ꢀQuartz connection

Table 35.ꢀCrystal requirements recommendations

Symbol

f_xtal

Parameter

Conditions

Min

-

Typ

27.12

-

max

-

Unit

MHz

ppm

crystal frequency

Δf_xtal/f_xtal

relative crystal

-250

+250

frequency variation

ESR

equivalent series

resistance

-

50

100

Ω

C_L

load capacitance

-

10

50

-

pF

P_xtal

crystal power

dissipation

100

μW

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

44 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.8.2 IntegerN PLL clock line

The MFRC630 is able to provide a clock with configurable frequency at CLKOUT from

1 MHz to 24 MHz (PLL_Ctrl and PLL_DIV). There it can serve as a clock source to a

microcontroller which avoids the need of a second crystal oscillator in the reader system.

Clock source for the IntegerN-PLL is the 27.12 MHz crystal oscillator.

Two dividers are determining the output frequency. First a feedback integer-N divider

configures the VCO frequency to be N × fin/2 (control signal pll_set_divfb). As supported

Feedback Divider Ratios are 23, 27 and 28, VCO frequencies can be 23 × fin / 2 (312

MHz), 27 × fin / 2 (366 MHz) and 28 × fin / 2 (380 MHz).

The VCO frequency is divided by a factor which is defined by the output divider

(pll_set_divout). Table 35 "Divider values for selected frequencies using the integerN

PLL" shows the accuracy achieved for various frequencies (integer multiples of 1 MHz

and some typical RS232 frequencies) and the divider ratios to be used. The register bit

ClkOutEn enables the clock at CLKOUT pin.

The following formula can be used to calculate the output frequency:

f_out= 13.56 MHz × PLLDiv_FB /PLLDiv_Out

Table 36.ꢀDivider values for selected frequencies using the integerN PLL

Frequency [MHz]

PLLDiv_FB

4

6

8

10

28

38

12

23

26

20

28

19

24

23

16

1.8432 3.6864

23

78

27

61

23

39

28

PLLDiv_Out

206

103

0.01

accuracy [%]

0.04 0.03 0.04 0.08 0.04 0.08 0.04 0.01

7.8.3 Low Frequency Oscillator (LFO)

The Low-Frequency (LFO) is implemented to drive a wake-up counter (WUC). This

wakes up the system in regular time intervals and eases the design of a reader that is

regularly polling for card presence or implements a low-power card detection.

The LFO is trimmed during production to run at 16 kHz. Unless a high accuracy of

the LFO is required by the application and the device is operated in an environment

with changing ambient temperatures, trimming of the LFO is not required. For a typical

application making use of the LFO for wake up from power down, the trim value set

during production can be used. Optional trimming to achieve a higher accuracy of the 16

kHz LFO clock is supported by a digital state machine which compares LFO-clock to a

reference clock. As reference clockfrequency the 13.56 MHz crystal clock is available.

7.9 Power management

7.9.1 Supply concept

The MFRC630 is supplied by V_DD(Supply Voltage), PVDD (Pad Supply) and TVDD

(Transmitter Power Supply). These three voltages are independent from each other.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

45 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

To connect the MFRC630 to a Microcontroller supplied by 3.3 V, PVDD and V_DDshall be

at a level of 3.3 V, TVDD can be in a range from 3.3 V to 5.0 V. A higher supply voltage

at TVDD will result in a higher field strength.

Independent of the voltage it is recommended to buffer these supplies with blocking

capacitances close to the terminals of the package. V_DDand PVDD are recommended to

be blocked with a capacitor of 100 nF min, TVDD is recommended to be blocked with 2

capacitors, 100 nF parallel to 1.0 μF

AVDD and DVDD are not supply input pins. They are output pins and shall be connected

to blocking capacitors 470 nF each.

7.9.2 Power reduction mode

7.9.2.1 Power-down

A hard power-down is enabled with HIGH level on pin PDOWN. This turns off the internal

1.8 V voltage regulators for the analog and digital core supply as well as the oscillator.

All digital input buffers are separated from the input pads and clamped internally (except

pin PDOWN itself). The output pins are switched to high impedance. HardPowerDown is

performing a reset of the IC. All registers will be reset, the Fifo will be cleared.

To leave the power-down mode the level at the pin PDOWN as to be set to LOW. This

will start the internal start-up sequence.

7.9.2.2 Standby mode

The standby mode is entered immediately after setting the bit PowerDown in the register

Command. All internal current sinks are switched off. Voltage references and voltage

regulators will be set into stand-by mode.

In opposition to the power-down mode, the digital input buffers are not separated by the

input pads and keep their functionality. The digital output pins do not change their state.

During standby mode, all registers values, the FIFO’s content and the configuration itself

will keep its current content.

To leave the standby mode the bit PowerDown in the register Command is cleared. This

will trigger the internal start-up sequence. The reader IC is in full operation mode again

when the internal start-up sequence is finalized (the typical duration is 15 us).

A value of 55h must be sent to the MFRC630 using the RS232 interface to leave the

standby mode. This is must at RS232, but cannot be used for the I²C/SPI interface. Then

read accesses shall be performed at address 00h until the device returns the content of

this address. The return of the content of address 00h indicates that the device is ready

to receive further commands and the internal start-up sequence is finalized.

7.9.2.3 Modem off mode

When the ModemOff bit in the register Control is set the antenna transmitter and the

receiver are switched off.

To leave the modem off mode clears the ModemOff bit in the register Control.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

46 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.9.3 Low-Power Card Detection (LPCD)

The low-power card detection is an energy saving mode in which the MFRC630 is not

fully powered permanently.

The LPCD works in two phases. First the standby phase is controlled by the wake-up

counter (WUC), which defines the duration of the standby of the MFRC630. Second

phase is the detection-phase. In this phase the values of the I and Q channel are

detected and stored in the register map. (LPCD_I_Result, LPCD_Q_Result).This time

period can be handled with Timer3. The value is compared with the min/max values in

the registers (LPCD_IMin, LPCD_IMax; LPCD_QMin, LPCD_QMax). If it exceeds the

limits, a LPCDIRQ is raised.

After the command LPCD the standby of the MFRC630 is activated, if selected.

The wake-up Timer4 can activate the system after a given time. For the LPCD it is

recommended to set T4AutoWakeUp and T4AutoRestart, to start the timer and then go

to standby. If a card is detected the communication can be started. If T4AutoWakeUp is

not set, the IC will not enter Standby mode in case no card is detected.

7.9.4 Reset and start-up time

A 10 μs constant high level at the PDOWN pin starts the internal reset procedure.

The following figure shows the internal voltage regulator:

V

DD

PVDD

AVDD

DVDD

1.8 V

GLITCH

FILTER

INTERNAL VOLTAGE

REGULATOR

PDown

1.8 V

V

SS

V

SS

001aan360

Figure 28.ꢀInternal PDown to voltage regulator logic

When the MFRC630 has finished the reset phase and the oscillator has entered a stable

working condition the IC is ready to be used. A typical duration before the IC is ready to

receive commands after the reset had been released is 2.5ms.

7.10 Command set

7.10.1 General

The behavior is determined by a state machine capable to perform a certain set of

commands. By writing a command-code to the command register the command is

executed.

Arguments and/or data necessary to process a command, are exchanged via the FIFO

buffer.

• Each command that needs a certain number of arguments will start processing only

when it has received the correct number of arguments via the FIFO buffer.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

47 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

• The FIFO buffer is not cleared automatically at command start. It is recommended to

write the command arguments and/or the data bytes into the FIFO buffer and start the

command afterwards.

• Each command may be stopped by the host by writing a new command code into the

command register e.g.: the Idle-Command.

7.10.2 Command set overview

Table 37.ꢀCommand set

Command

Idle

No.

00h

01h

02h

Parameter (bytes)

Short description

-

no action, cancels current command execution

low-power card detection

LPCD

LoadKey

(keybyte1),(keybyte2), (keybyte3),

(keybyte4), (keybyte5),(keybyte6);

reads a MIFARE key (size of 6 bytes) from FIFO buffer

ant puts it into Key buffer

MFAuthent

03h

60h or 61h, (block address), (card

serial number byte0),(card serial

number byte1), (card serial number

byte2),(card serial number byte3);

performs the MIFARE Classic authentication

Receive

05h

06h

07h

-

activates the receive circuit

Transmit

Transceive

bytes to send: byte1, byte2,....

transmits data from the FIFO buffer

transmits data from the FIFO buffer and automatically

activates the receiver after transmission finished

WriteE2

08h

09h

0Ah

0Ch

addressH, addressL, data;

gets one byte from FIFO buffer and writes it to the

internal EEPROM

WriteE2Page

ReadE2

(page Address), data0,

[data1 ..data63];

gets up to 64 bytes (one EEPROM page) from the FIFO

buffer and writes it to the EEPROM

addressH, address L, length;

reads data from the EEPROM and copies it into the

FIFO buffer

LoadReg

(EEPROM addressH), (EEPROM

addressL), RegAdr, (number of

Register to be copied);

reads data from the internal EEPROM and initializes

the MFRC630 registers. EEPROM address needs to be

within EEPROM sector 2

LoadProtocol

0Dh

(Protocol number RX), (Protocol

number TX);

reads data from the internal EEPROM and initializes the

MFRC630 registers needed for a Protocol change

LoadKeyE2

StoreKeyE2

0Eh

0Fh

KeyNr;

copies a key from the EEPROM into the key buffer

KeyNr, byte1,byte2, byte3, byte4,

byte5,byte6;

stores a MIFARE key (size of 6 bytes) into the

EEPROM

ReadRNR

Soft Reset

1Ch

1Fh

-

Copies bytes from the Random Number generator into

the FIFO until the FiFo is full

-

resets the MFRC630

7.10.3 Command functionality

7.10.3.1 Idle command

Command (00h);

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

48 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

This command indicates that the MFRC630 is in idle mode. This command is also used

to terminate the actual command.

7.10.3.2 LPCD command

Command (01h);

This command performs a low-power card detection and/or an automatic trimming of

the LFO. After wakeup from standby, the values of the sampled I and Q channels are

compared with the min/max threshold values in the registers. If it exceeds the limits, an

LPCD_IRQ will be raised. After the LPCD command the standby is activated, if selected.

7.10.3.3 Load key command

Command (02h), Parameter1 (key byte1),..., Parameter6 (key byte6);

Loads a MIFARE Key (6 bytes) for Authentication from the FIFO into the crypto unit.

Abort condition: Less than 6 bytes written to the FIFO.

7.10.3.4 MFAuthent command

Command (03h), Parameter1 (Authentication command code 60h or 61h), Parameter2

(block address), Parameter3 (card serial number byte0), Parameter4 (card serial number

byte1), Parameter5 (card serial number byte2), Parameter6 (card serial number byte3);

This command handles the MIFARE authentication in Reader/Writer mode to ensure a

secure communication to any MIFARE classic card.

When the MFAuthent command is active, any FIFO access is blocked. Anyhow if there is

an access to the FIFO, the bit WrErr in the Error register is set.

This command terminates automatically when the MIFARE card is authenticated and the

bit MFCrypto1On is set to logic 1.

This command does not terminate automatically, when the card does not answer,

therefore the timer should be initialized to automatic mode. In this case, beside the bit

IdleIRQ the bit TimerIRQ can be used as termination criteria. During authentication

processing the bits RxIRQ and TxIRQ are blocked. The Crypto1On shows if the

authentication was successful. The Crypto1On is always valid.

In case there is an error during authentication, the bit ProtocolErr in the Error register is

set to logic 1 and the bit Crypto1On in register Status2Reg is set to logic 0.

7.10.3.5 Receive command

Command (05h);

The MFRC630 activates the receiver path and waits for any data stream to be received,

according to its register settings. The registers must be set before starting this command

according to the used protocol and antenna configuration. The correct settings have to be

chosen before starting the command.

This command terminates automatically when the received data stream ends. This

is indicated either by the end of frame pattern or by the length byte depending on the

selected framing and speed.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

49 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

7.10.3.6 Transmit command

Command (06h); data to transmit

The content of the FIFO is transmitted immediately after starting the command. Before

transmitting the FIFO all relevant registers have to be set to transmit data.

This command terminates automatically when the FIFO gets empty. It can be terminated

by any other command written to the command register.

7.10.3.7 Transceive command

Command (07h); data to transmit

This command transmits data from FIFO buffer and automatically activates the receiver

after a transmission is finished.

Each transmission process starts by writing the command into CommandReg.

Remark: If the bit RxMultiple in register RxModeReg is set to logic 1, this command will

never leave the receiving state, because the receiving will not be cancelled automatically.

7.10.3.8 WriteE2 command

Command (08h), Parameter1 (addressH), Parameter2 (addressL), Parameter3 (data);

This command writes one byte into the EEPROM. If the FIFO contains no data, the

command will wait until the data is available.

Abort condition: Address-parameter outside of allowed range 0x00 – 0x7F.

7.10.3.9 WriteE2PAGE command

Command (09h), Parameter1 (page address), Parameter2..63 (data0, data1...data63);

This command writes up to 64 bytes into the EEPROM. The addresses are not allowed

to wrap over a page border. If this is the case, this additional data be ignored and stays

in the fifo. The programming starts after 64 bytes are read from the FIFO or the FIFO is

empty.

Abort condition: Insufficient parameters in FIFO; Page address parameter outside of

range 0x00 – 0x7F.

7.10.3.10 ReadE2 command

Command (0Ah), Parameter1 (addressH), Parameter2 (addressL), Parameter3 (length);

Reads up to 256 bytes from the EEPROM to the FIFO. If a read operation exceeds the

address 1FFFh, the read operation continues from address 0000h.

Abort condition: Insufficient parameter in FIFO; Address parameter outside of range.

7.10.3.11 LoadReg command

Command (0Ch), Parameter1 (EEPROM addressH),Parameter2 (EEPROM addressL),

Parameter3 (RegAdr), Parameter4 (number);

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

50 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Read a defined number of bytes from the EEPROM and copies the value into the

Register set, beginning at the given address RegAdr.

Abort condition: Insufficient parameter in FIFO; Address parameter outside of range.

7.10.3.12 LoadProtocol command

Command (0Dh), Parameter1 (Protocol number RX), Parameter2 (Protocol number TX);

Reads out the EEPROM Register Set Protocol Area and overwrites the content of the

Rx- and Tx- related registers. These registers are important for a Protocol selection.

Abort condition: Insufficient parameter in FIFO

Table 38.ꢀPredefined protocol overview RX^[1]

Protocol

Number

(decimal)

Protocol

Receiver speed

[kbits/s]

Receiver Coding

00

01

02

03

ISO/IEC14443 A

106

212

424

848

Manchester SubC

BPSK

[1] For more protocol details please refer to Section 7 "Functional description".

Table 39.ꢀPredefined protocol overview TX^[1]

Protocol

Number

(decimal)

Protocol

Transmitter speed Transmitter Coding

[kbits/s]

00

01

02

03

ISO/IEC14443 A

106

212

424

848

Miller

[1] For more protocol details please refer to Section 7 "Functional description".

7.10.3.13 LoadKeyE2 command

Command (0Eh), Parameter1 (key number);

Loads a MIFARE key for authentication from the EEPROM into the crypto 1 unit.

Abort condition: Insufficient parameter in FIFO; KeyNr is outside the MIFARE key area.

7.10.3.14 StoreKeyE2 command

Command (0Fh), Parameter1 (KeyNr), Parameter2(keybyte1), Parameter3(keybyte2),

Parameter4(keybyte3), Parameter5(keybyte4), Parameter6(keybyte5), Parameter7

(keybyte6);

Stores MIFARE Keys into the EEPROM. The key number parameter indicates the first

key (n) in the MKA that will be written. If more than one MIFARE Key is available in the

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

51 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

FIFO then the next key (n+1) will be written until the FIFO is empty. If an incomplete key

(less than 6 bytes) is written into the FIFO, this key will be ignored and will remain in the

FIFO.

Abort condition: Insufficient parameter in FIFO; KeyNr is outside the MKA;

7.10.3.15 GetRNR command

Command (1Ch);

This command is reading Random Numbers from the random number generator of the

MFRC630. The Random Numbers are copied to the FIFO until the FIFO is full.

7.10.3.16 SoftReset command

Command (1Fh);

This command is performing a soft reset. Triggered by this command all the default

values for the register setting will be read from the EEPROM and copied into the register

set.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

52 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

8 MFRC630 registers

8.1 Register bit access conditions

Depending on the functionality of a register, the access conditions to the register can

vary. In principle, bits with same behavior are grouped in common registers. The access

conditions are described in Table 39.

Table 40.ꢀBehavior of register bits and their designation

Abbreviation

Behavior

Description

r/w

read and write These bits can be written and read via the host interface. Since

they are used only for control purposes, the content is not

influenced by the state machines but can be read by internal

state machines.

dy

r

dynamic

These bits can be written and read via the host interface. They

can also be written automatically by internal state machines,

for example Command register changes its value automatically

after the execution of the command.

read only

These register bits indicates hold values which are determined

by internal states only.

w

write only

-

Reading these register bits always returns zero.

RFU

These bits are reserved for future use and must not be changed.

In case of a required write access, it is recommended to write a

logic 0.

8.2 MFRC630 registers overview

The following table gives an overview on the registers which can be modified by the

host. Please note that not all registers available for the CLRC663 are available on the

MFRC630.

Table 41.ꢀMFRC630 registers overview

Address

00h

Register name

Command

HostCtrl

Function

Starts and stops command execution

Host control register

01h

02h

FIFOControl

WaterLevel

FIFOLength

FIFOData

IRQ0

Control register of the FIFO

03h

Level of the FIFO underflow and overflow warning

Length of the FIFO

04h

05h

Data In/Out exchange register of FIFO buffer

Interrupt register 0

06h

07h

IRQ1

Interrupt register 1

08h

IRQ0En

Interrupt enable register 0

09h

IRQ1En

Interrupt enable register 1

0Ah

0Bh

MFRC630

Error

Error bits showing the error status of the last command execution

Contains status of the communication

Status

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

53 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Address

0Ch

0Dh

0Eh

0Fh

10h

11h

12h

13h

14h

15h

16h

17h

18h

19h

1Ah

1Bh

1Ch

1Dh

1Eh

1Fh

20h

21h

22h

23h

24h

25h

26h

27h

28h

29h

2Ah

2Bh

2Ch

2Dh

2Eh

2Fh

30h

Register name

RxBitCtrl

Function

Control register for anticollision adjustments for bit oriented protocols

Collision position register

RxColl

TControl

Control of Timer 0..3

T0Control

Control of Timer0

T0ReloadHi

T0ReloadLo

T0CounterValHi

T0CounterValLo

T1Control

High register of the reload value of Timer0

Low register of the reload value of Timer0

Counter value high register of Timer0

Counter value low register of Timer0

Control of Timer1

T1ReloadHi

T1ReloadLo

T1CounterValHi

T1CounterValLo

T2Control

High register of the reload value of Timer1

Low register of the reload value of Timer1

Counter value high register of Timer1

Counter value low register of Timer1

Control of Timer2

T2ReloadHi

T2ReloadLo

T2CounterValHi

T2CounterValLo

T3Control

High byte of the reload value of Timer2

Low byte of the reload value of Timer2

Counter value high byte of Timer2

Counter value low byte of Timer2

Control of Timer3

T3ReloadHi

T3ReloadLo

T3CounterValHi

T3CounterValLo

T4Control

High byte of the reload value of Timer3

Low byte of the reload value of Timer3

Counter value high byte of Timer3

Counter value low byte of Timer3

Control of Timer4

T4ReloadHi

T4ReloadLo

T4CounterValHi

T4CounterValLo

DrvMod

High byte of the reload value of Timer4

Low byte of the reload value of Timer4

Counter value high byte of Timer4

Counter value low byte of Timer4

Driver mode register

TxAmp

Transmitter amplifier register

DrvCon

Driver configuration register

Txl

Transmitter register

TxCrcPreset

RxCrcPreset

TxDataNum

TxModWidth

TxSym10BurstLen

Transmitter CRC control register, preset value

Receiver CRC control register, preset value

Transmitter data number register

Transmitter modulation width register

Transmitter symbol 1 + symbol 0 burst length register

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

54 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Address

31h

Register name

TXWaitCtrl

TxWaitLo

FrameCon

RxSofD

Function

Transmitter wait control

Transmitter wait low

Transmitter frame control

Receiver start of frame detection

Receiver control register

Receiver wait register

Receiver threshold register

Receiver register

32h

33h

34h

35h

RxCtrl

36h

RxWait

37h

RxThreshold

Rcv

38h

39h

RxAna

Receiver analog register

-

3Ah

MFRC6302: RFU

MFRC63003: LPCD options

SerialSpeed

LFO_Trimm

PLL_Ctrl

LPCD settings only available for MFRC63003

Serial speed register

3Bh

3Ch

3Dh

3Eh

3Fh

40h

Low-power oscillator trimming register

IntegerN PLL control register, for microcontroller clock output adjustment

Low-power card detection Q channel minimum threshold

Low-power card detection Q channel maximum threshold

Low-power card detection I channel minimum threshold

Low-power card detection I channel result register

Low-power card detection Q channel result register

PIN enable register

PLL_DivOut

LPCD_QMin

LPCD_QMax

LPCD_IMin

LPCD_I_Result

LPCD_Q_Result

PadEn

41h

42h

43h

44h

45h

PadOut

PIN out register

46h

PadIn

PIN in register

47h

SigOut

Enables and controls the SIGOUT Pin

-

48h-5Fh

7Fh

RFU

Version

Version and subversion register

8.3 Command configuration

8.3.1 Command

Starts and stops command execution.

Table 42.ꢀCommand register (address 00h)

Bit

7

6

5

4

3

2

1

0

Symbol Standby

Modem

Off

RFU

Command

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

55 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

7

6

5

4

3

2

1

0

Access

rights

dy

r/w

-

dy

Table 43.ꢀCommand bits

Bit

7

Symbol

Description

Standby

ModemOff

Set to 1, the IC is entering power-down mode.

6

Set to logic 1, the receiver and the transmitter circuit is powering

down.

5

RFU

-

4 to 0

Command

Defines the actual command for the MFRC630.

8.4 SAM configuration register

8.4.1 HostCtrl

Via the HostCtrl Register the interface access right can be controlled

Table 44.ꢀHostCtrl register (address 01h);

Bit

7

RegEn

dy

6

5

4

RFU

-

3

SAMInterface

r/w

2

SAMInterface

r/w

1

RFU

-

0

Symbol

BusHost

r/w

BusSAM

r/w

RFU

-

Access

rights

Table 45.ꢀHostCtrl bits

Bit

Symbol

Description

7

RegEn

If this bit is set to logic 1, the register HostCtrl_reg can be changed

at the next register access. The next write access clears this bit

automatically.

6

5

BusHost

BusSAM

RFU

Set to logic 1, the bus is controlled by the host. This bit cannot be set

together with the bit BusSAM. This bit can only be set if the bit RegEn

is previously set.

Set to logic 1, the bus is controlled by the SAM. This bit cannot be

set together with BusHost. This bit can only be set if the bit RegEn is

previously set.

4

-

3 to 2

SAMInterface 0h:SAM Interface switched off

1h:SAM Interface SPI active

2h:SAM Interface I²CL active

3h:SAM Interface I²C active

1 to 0

RFU

-

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

56 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

8.5 FIFO configuration register

8.5.1 FIFOControl

FIFOControl defines the characteristics of the FIFO

Table 46.ꢀFIFOControl register (address 02h);

Bit

7

6

5

4

3

2

1

0

Symbol

FIFOSize

HiAlert

LoAlert

FIFOFlush

RFU

WaterLe

velExtBit

FIFOLengthExtBits

Access

rights

r/w

r

w

-

r/w

r

Table 47.ꢀFIFOControl bits

Bit

Symbol

Description

7

FIFOSize

Set to logic 1, FIFO size is 255 bytes;

Set to logic 0, FIFO size is 512 bytes.

It is recommended to change the FIFO size only, when the

FIFO content had been cleared.

6

5

4

HiAlert

Set to logic 1, when the number of bytes stored in the FIFO

buffer fulfils the following equation:

HiAlert = (FIFOSize - FIFOLength) <= WaterLevel

LoAlert

Set to logic 1, when the number of bytes stored in the FIFO

buffer fulfils the following conditions:

LoAlert =1 if FIFOLength <= WaterLevel

FIFOFlush

Set to logic 1 clears the FIFO buffer. Reading this bit will always

return 0

3

2

RFU

-

WaterLevelExtBit

Defines the bit 8 (MSB) for the waterlevel (extension of register

WaterLevel). This bit is only evaluated in the 512-byte FIFO

mode. Bits 7..0 are defined in register WaterLevel.

1 to 0

FIFOLengthExtBits

Defines the bit9 (MSB) and bit8 for the FIFO length (extension

of FIFOLength). These two bits are only evaluated in the

512-byte FIFO mode, The bits 7..0 are defined in register

FIFOLength.

8.5.2 WaterLevel

Defines the level for FIFO under- and overflow warning levels.This register is extended

by 1 bit in FIFOControl in case the 512-byte FIFO mode is activated by setting bit

FIFOControl.FIFOSize.

Table 48.ꢀWaterLevel register (address 03h);

Bit

7

6

5

4

3

2

1

0

Symbol

WaterLevelBits

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

57 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

7

6

5

4

3

2

1

0

Access

rights

r/w

Table 49.ꢀWaterLevel bits

Bit

Symbol

Description

7 to 0

WaterLevelBits

Sets a level to indicate a FIFO-buffer state which can be read

from bits HighAlert and LowAlert in the FifoControl. In 512-byte

FIFO mode, the register is extended by bit WaterLevelExtBit in the

FIFOControl. This functionality can be used to avoid a FIFO buffer

overflow or underflow:

The bit HiAlert bit in FIFO Control is read logic 1, if the number of

bytes in the FIFO-buffer is equal or less than the number defined

by the waterlevel configuration.

The bit LoAlert bit in FIFO control is read logic 1, if the number of

bytes in the FIFO buffer is equal or less than the number defined

by the waterlevel configuration.

Note: For the calculation of HiAlert and LoAlert see register

description of these bits (Section 8.4.1 "FIFOControl").

8.5.3 FIFOLength

Number of bytes in the FIFO buffer. In 512-byte mode this register is extended by

FIFOControl.FifoLength.

Table 50.ꢀFIFOLength register (address 04h); reset value: 00h

Bit

7

6

5

4

3

2

1

0

Symbol

FIFOLength

dy

Access

rights

Table 51.ꢀFIFOLength bits

Bit

Symbol

Description

7 to 0

FIFOLength

Indicates the number of bytes in the FIFO buffer. In 512-byte

mode this register is extended by the bits FIFOLength in the

FIFOControl register. Writing to the FIFOData register increments,

reading decrements the number of available bytes in the FIFO.

8.5.4 FIFOData

In- and output of FIFO buffer. Contrary to any read/write access to other addresses,

reading or writing to the FIFO address does not increment the address pointer. Writing

to the FIFOData register increments, reading decrements the number of bytes present in

the FIFO.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

58 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 52.ꢀFIFOData register (address 05h);

Bit

7

6

5

4

3

2

1

0

Symbol

FIFOData

Access

rights

dy

Table 53.ꢀFIFOData bits

Bit

Symbol

Description

7 to 0

FIFOData

Data input and output port for the internal FIFO buffer. Refer to

Section 7.5 "Buffer".

8.6 Interrupt configuration registers

The Registers IRQ0 register and IRQ1 register implement a special functionality to avoid

the unintended modification of bits.

The mechanism of changing register contents requires the following consideration:

IRQ(x).Set indicates, if a set bit on position 0 to 6 shall be cleared or set. Depending

on the content of IRQ(x).Set, a write of a 1 to positions 0 to 6 either clears or sets the

corresponding bit. With this register the application can modify the interrupt status which

is maintained by the MFRC630.

Bit 7 indicates, if the intended modification is a setting or clearance of a bit. Any 1 written

to a bit position 6...0 will trigger the setting or clearance of this bit as defined by bit 7.

Example: writing FFh sets all bits 6..0, writing 7Fh clears all bits 6..0 of the interrupt

request register

8.6.1 IRQ0 register

Interrupt request register 0.

Table 54.ꢀIRQ0 register (address 06h); reset value: 00h

Bit

7

6

5

4

3

2

1

0

Symbol

Set

Hi AlertIRQ

Lo

AlertIRQ

IdleIRQ

TxIRQ

RxIRQ

ErrIRQ

RxSOF

IRQ

Access

rights

w

dy

Table 55.ꢀIRQ0 bits

Bit

Symbol

Description

7

Set

1: writing a 1 to a bit position 6..0 sets the interrupt request

0: Writing a 1 to a bit position 6..0 clears the interrupt request

6

5

HiAlerIRQ Set, when bit HiAlert in register Status1Reg is set. In opposition to HiAlert,

HiAlertIRQ stores this event.

LoAlertIRQ Set, when bit LoAlert in register Status1 is set. In opposition to LoAlert,

LoAlertIRQ stores this event.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

59 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

Symbol

Description

4

IdleIRQ

Set, when a command terminates by itself e.g. when the Command

changes its value from any command to the Idle command. If an unknown

command is started, the Command changes its content to the idle state and

the bit IdleIRQ is set. Starting the Idle command by the Controller does not

set bit IdleIRQ.

3

2

TxIRQ

RxIRQ

Set, when data transmission is completed, which is immediately after the

last bit is sent.

Set, when the receiver detects the end of a data stream.

Note: This flag is no indication that the received data stream is correct. The

error flags have to be evaluated to get the status of the reception.

1

0

ErrIRQ

Set, when the one of the following errors is set:

FifoWrErr, FiFoOvl, ProtErr, NoDataErr, IntegErr.

RxSOFlrq Set, when a SOF or a subcarrier is detected.

8.6.2 IRQ1 register

Interrupt request register 1.

Table 56.ꢀIRQ1 register (address 07h)

Bit

7

Set

w

6

5

4

3

2

Timer2IRQ

dy

1

0

Symbol

GlobalIRQ LPCD_IRQ Timer4IRQ Timer3IRQ

Timer1IRQ Timer0IRQ

dy dy

Access

rights

dy

Table 57.ꢀIRQ1 bits

Bit

Symbol

Description

7

Set

1: writing a 1 to a bit position 5..0 sets the interrupt request

0: Writing a 1 to a bit position 5..0 clears the interrupt request

6

5

4

3

2

1

0

GlobalIRQ Set, if an enabled IRQ occurs.

LPCD_IRQ Set if a card is detected in Low-power card detection sequence.

Timer4IRQ Set to logic 1 when Timer4 has an underflow.

Timer3IRQ Set to logic 1 when Timer3 has an underflow.

Timer2IRQ Set to logic 1 when Timer2 has an underflow.

Timer1IRQ Set to logic 1 when Timer1 has an underflow.

Timer0IRQ Set to logic 1 when Timer0 has an underflow.

8.6.3 IRQ0En register

Interrupt request enable register for IRQ0. This register allows to define if an interrupt

request is processed by the MFRC630.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

60 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 58.ꢀIRQ0En register (address 08h)

Bit

7

6

5

4

3

2

1

0

Symbol

IRQ_Inv Hi AlertIRQEn LoAlertIRQEn IdleIRQEn

TxIRQEn

RxIRQEn ErrIRQEn

RxSOF

IRQEn

Access

rights

r/w

r/w r/w

r/w

Table 59.ꢀIRQ0En bits

Bit

7

Symbol

Description

IRQ_Inv

Set to one the signal of the IRQ pin is inverted

6

Hi AlerIRQEn Set to logic 1, it allows the High Alert interrupt Request (indicated by the

bit HiAlertIRQ) to be propagated to the GlobalIRQ

5

4

3

2

1

0

Lo AlertIRQEn Set to logic 1, it allows the Low Alert Interrupt Request (indicated by the

bit LoAlertIRQ) to be propagated to the GlobalIRQ

IdleIRQEn

TxIRQEn

RxIRQEn

ErrIRQEn

Set to logic 1, it allows the Idle interrupt request (indicated by the bit

IdleIRQ) to be propagated to the GlobalIRQ

Set to logic 1, it allows the transmitter interrupt request (indicated by the

bit TxtIRQ) to be propagated to the GlobalIRQ

Set to logic 1, it allows the receiver interrupt request (indicated by the bit

RxIRQ) to be propagated to the GlobalIRQ

Set to logic 1, it allows the Error interrupt request (indicated by the bit

ErrorIRQ) to be propagated to the GlobalIRQ

RxSOFIRQEn Set to logic 1, it allows the RxSOF interrupt request (indicated by the bit

RxSOFIRQ) to be propagated to the GlobalIRQ

8.6.4 IRQ1En

Interrupt request enable register for IRQ1.

Table 60.ꢀIRQ1EN register (address 09h);

Bit

Symbol IRQPushPull IRQPinEn LPCD_IRQEn

7

6

5

4

3

2

1

0

Timer4

IRQEn

Timer3

IRQEn

Timer2

IRQEn

Timer1

IRQEn

Timer0

IRQEn

Access

rights

r/w

Table 61.ꢀIRQ1EN bits

Bit

Symbol

Description

7

IRQPushPull

Set to 1 the IRQ-pin acts as PushPull pin, otherwise it acts as

OpenDrain pin

6

5

IRQPinEN

Set to logic 1, it allows the global interrupt request (indicated by the bit

GlobalIRQ) to be propagated to the interrupt pin

LPCD_IRQEN

Set to logic 1, it allows the LPCDinterrupt request (indicated by the bit

LPCDIRQ) to be propagated to the GlobalIRQ

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

61 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

Symbol

Description

4

Timer4IRQEn

Set to logic 1, it allows the Timer4 interrupt request (indicated by the bit

Timer4IRQ) to be propagated to the GlobalIRQ

3

2

1

0

Timer3IRQEn

Timer2IRQEn

Timer1IRQEn

Timer0IRQEn

Set to logic 1, it allows the Timer3 interrupt request (indicated by the bit

Timer3IRQ) to be propagated to the GlobalIRQ

Set to logic 1, it allows the Timer2 interrupt request (indicated by the bit

Timer2IRQ) to be propagated to the GlobalIRQ

Set to logic 1, it allows the Timer1 interrupt request (indicated by the bit

Timer1IRQ) to be propagated to the GlobalIRQ

Set to logic 1, it allows the Timer0 interrupt request (indicated by the bit

Timer0IRQ) to be propagated to the GlobalIRQ

8.7 Contactless interface configuration registers

8.7.1 Error

Error register.

Table 62.ꢀError register (address 0Ah)

Bit

7

EE_Err

dy

6

FiFoWrErr

dy

5

FIFOOvl

dy

4

MinFrameErr

dy

3

NoDataErr

dy

2

CollDet

dy

1

ProtErr

dy

0

IntegErr

dy

Symbol

Access

rights

Table 63.ꢀError bits

Bit

Symbol

Description

7

EE_Err

An error appeared during the last EEPROM command. For

details see the descriptions of the EEPROM commands

6

FIFOWrErr Data was written into the FIFO, during a transmission of a possible

CRC, during "RxWait", "Wait for data" or "Receiving" state, or during an

authentication command. The Flag is cleared when a new CL command is

started. If RxMultiple is active, the flag is cleared after the error flags have

been written to the FIFO.

5

4

FIFOOvl

Data is written into the FIFO when it is already full. The data that is already in

the FIFO will remain untouched. All data that is written to the FIFO after this

Flag is set to 1 will be ignored.

Min

A valid SOF was received, but afterwards less then 4 bits of data were

received.

FrameErr

Note: Frames with less than 4 bits of data are automatically discarded and

the RxDecoder stays enabled. Furthermore no RxIRQ is set. The same is

valid for less than 3 Bytes if the EMD suppression is activated

Note: MinFrameErr is automatically cleared at the start of a receive or

transceive command. In case of a transceive command, it is cleared at the

start of the receiving phase ("Wait for data" state)

3

NoDataErr Data should be sent, but no data is in FIFO

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

62 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

Symbol

Description

2

CollDet

A collision has occurred. The position of the first collision is shown in the

register RxColl.

Note: CollDet is automatically cleared at the start of a receive or transceive

command. In case of a transceive command, it is cleared at the start of the

receiving phase ("Wait for data" state).

Note: If a collision is part of the defined EOF symbol, CollDet is not set to 1.

1

ProtErr

A protocol error has occurred. A protocol error can be a wrong stop bit or

SOF or a wrong number of received data bytes. When a protocol error is

detected, data reception is stopped.

Note: ProtErr is automatically cleared at start of a receive or transceive

command. In case of a transceive command, it is cleared at the start of the

receiving phase ("Wait for data" state).

Note: When a protocol error occurs the last received data byte is not written

into the FIFO.

0

IntegErr

A data integrity error has been detected. Possible cause can be a wrong

parity or a wrong CRC. In case of a data integrity error the reception is

continued.

Note: IntegErr is automatically cleared at start of a Receive or Transceive

command. In case of a Transceive command, it is cleared at the start of the

receiving phase ("Wait for data" state).

Note: If the NoColl bit is set, also a collision is setting the IntegErr.

8.7.2 Status

Status register.

Table 64.ꢀStatus register (address 0Bh)

Bit

7

-

6

-

5

Crypto1On

dy

4

-

3

-

2

1

0

Symbol

ComState

r

Access

rights

RFU

Table 65.ꢀStatus bits

Bit

7 to 6

5

Symbol

Description

-

RFU

Crypto1On Indicates if the MIFARE Crypto is on. Clearing this bit is switching the

MIFARE Crypto off. The bit can only be set by the MFAuthent command.

4 to 3

-

RFU

2 to 0 ComState ComState shows the status of the transmitter and receiver state machine:

000b ... Idle

001b ... TxWait

011b ... Transmitting

101b ... RxWait

110b ... Wait for data

111b ... Receiving

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

63 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

Symbol

Description

100b ... not used

8.7.3 RxBitCtrl

Receiver control register.

Table 66.ꢀRxBitCtrl register (address 0Ch);

Bit

7

ValuesAfterColl

r/w

6

5

4

3

2

1

RxLastBits

w

0

Symbol

RxAlign

r/w

NoColl

r/w

Access

rights

r/w

w

Table 67.ꢀRxBitCtrl bits

Bit

Symbol

Description

7

ValuesAfter If cleared, every received bit after a collision is replaced by a zero. This

Coll

function is needed for ISO/IEC14443 anticollision

6 to 4

RxAlign

Used for reception of bit oriented frames: RxAlign defines the bit position

length for the first bit received to be stored. Further received bits are

stored at the following bit positions.

Example:

RxAlign = 0h - the LSB of the received bit is stored at bit 0, the second

received bit is stored at bit position 1.

RxAlign = 1h - the LSB of the received bit is stored at bit 1, the second

received bit is stored at bit position 2.

RxAlign = 7h - the LSB of the received bit is stored at bit 7, the second

received bit is stored in the following byte at position 0.

Note: If RxAlign = 0, data is received byte-oriented, otherwise bit-

oriented.

3

NoColl

If this bit is set, a collision will result in an IntegErr

2 to 0

RxLastBits

Defines the number of valid bits of the last data byte received in bit-

oriented communications. If zero the whole byte is valid.

Note: These bits are set by the RxDecoder in a bit-oriented

communication at the end of the communication. They are reset at start

of reception.

8.7.4 RxColl

Receiver collision register.

Table 68.ꢀRxColl register (address 0Dh);

Bit

7

6

5

4

3

2

1

0

Symbol

CollPosValid

r

CollPos

r

Access

rights

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

64 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 69.ꢀRxColl bits

Bit

Symbol

Description

7

CollPos

Valid

If set to 1, the value of CollPos is valid. Otherwise no collision is detected or

the position of the collision is out of the range of bits CollPos.

6 to 0 CollPos

These bits show the bit position of the first detected collision in a received

frame (only data bits are interpreted). CollPos can only be displayed for the

first 8 bytes of a data stream.

Example:

00h indicates a bit collision in the 1st bit

01h indicates a bit collision in the 2nd bit

08h indicates a bit collision in the 9th bit (1st bit of 2nd byte)

3Fh indicates a bit collision in the 64th bit (8th bit of the 8th byte)

These bits shall only be interpreted in Passive communication mode at 106

kbit/s or ISO/IEC 14443A/MIFARE reader /writer mode if bit CollPosValid is

set.

Note: If RxBitCtrl.RxAlign is set to a value different to 0, this value is

included in the CollPos.

Example: RxAlign = 4h, a collision occurs in the 4th received bit (which is

the last bit of that UID byte). The CollPos = 7h in this case.

8.8 Timer configuration registers

8.8.1 TControl

Control register of the timer section.

The TControl implements a special functionality to avoid the not intended modification of

bits.

Bit 3..0 indicates, which bits in the positions 7..4 are intended to be modified.

Example: writing FFh sets all bits 7..4, writing F0h does not change any of the bits 7..4

Table 70.ꢀTControl register (address 0Eh)

Bit

7

6

5

4

3

2

1

0

Symbol

T3Running T2Running T1Running T0Running

T3Start

T2Start

T1Start

T0Start

StopNow

Access

rights

dy

w

Table 71.ꢀTControl bits

Bit

Symbol

Description

7

T3Running

Indicates Timer3 is running.If the bit T3startStopNow is set/reset, this

bit and the timer can be started/stopped

6

5

T2Running

T1Running

Indicates Timer2 is running. If the bit T2startStopNow is set/reset, this

bit and the timer can be started/stopped

Indicates tTmer1 is running. If the bit T1startStopNow is set/reset, this

bit and the timer can be started/stopped

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

65 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

Symbol

Description

4

T0Running

Indicates Timer0 is running. If the bit T0startStopNow is set/reset, this

bit and the timer can be started/stopped

3

2

1

0

T3StartStop

Now

The bit 7 of TControl T3Running can be modified if set

The bit 6of TControl T2Running can be modified if set

The bit 5of TControl T1Running can be modified if set

The bit 4 of TControl T0Running can be modified if set

T2StartStop

Now

T1StartStop

Now

T0StartStop

Now

8.8.2 T0Control

Control register of the Timer0.

Table 72.ꢀT0Control register (address 0Fh);

Bit

7

6

-

5

4

3

T0AutoRestart

r/w

2

-

1

0

Symbol

T0StopRx

r/w

T0Start

r/w

T0Clk

r/w

Access

rights

RFU

Table 73.ꢀT0Control bits

Bit

Symbol

Description

7

T0StopRx

If set, the timer stops immediately after receiving the first 4 bits. If

cleared the timer does not stop automatically.

Note: If LFO Trimming is selected by T0Start, this bit has no effect.

6

-

RFU

5 to 4

T0Start

00b: The timer is not started automatically

01 b: The timer starts automatically at the end of the transmission

10 b: Timer is used for LFO trimming without underflow (Start/Stop on

PosEdge)

11 b: Timer is used for LFO trimming with underflow (Start/Stop on

PosEdge)

3

T0AutoRestart 1: the timer automatically restarts its count-down from

T0ReloadValue, after the counter value has reached the value zero.

0: the timer decrements to zero and stops.

The bit Timer1IRQ is set to logic 1 when the timer underflows.

2

-

RFU

1 to 0

T0Clk

00 b: The timer input clock is 13.56 MHz.

01 b: The timer input clock is 211,875 kHz.

10 b: The timer input clock is an underflow of Timer2.

11 b: The timer input clock is an underflow of Timer1.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

66 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

8.8.2.1 T0ReloadHi

High byte reload value of the Timer0.

Table 74.ꢀT0ReloadHi register (address 10h);

Bit

7

6

5

4

3

2

1

0

Symbol

T0Reload Hi

r/w

Access

rights

Table 75.ꢀT0ReloadHi bits

Bit

Symbol

Description

7 to 0

T0ReloadHi

Defines the high byte of the reload value of the timer. With the start

event the timer loads the value of the registers T0ReloadValHi,

T0ReloadValLo. Changing this register affects the timer only at the

next start event.

8.8.2.2 T0ReloadLo

Low byte reload value of the Timer0.

Table 76.ꢀT0ReloadLo register (address 11h);

Bit

7

6

5

4

3

2

1

0

Symbol

T0ReloadLo

r/w

Access

rights

Table 77.ꢀT0ReloadLo bits

Bit

Symbol

Description

7 to0

T0ReloadLo

Defines the low byte of the reload value of the timer. With the

start event the timer loads the value of the T0ReloadValHi,

T0ReloadValLo. Changing this register affects the timer only at the

next start event.

8.8.2.3 T0CounterValHi

High byte of the counter value of Timer0.

Table 78.ꢀT0CounterValHi register (address 12h)

Bit

7

6

5

4

3

2

1

0

Symbol

T0CounterValHi

dy

Access

rights

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

67 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 79.ꢀT0CounterValHi bits

Bit

Symbol

Description

7to0

T0Counter

ValHi

High byte value of the Timer0.

This value shall not be read out during reception.

8.8.2.4 T0CounterValLo

Low byte of the counter value of Timer0.

Table 80.ꢀT0CounterValLo register (address 13h)

Bit

7

6

5

4

3

2

1

0

Symbol

T0CounterValLo

dy

Access

rights

Table 81.ꢀT0CounterValLo bits

Bit

Symbol

Description

7 to 0

T0CounterValLo

Low byte value of the Timer0.

This value shall not be read out during reception.

8.8.2.5 T1Control

Control register of the Timer1.

Table 82.ꢀT1Control register (address 14h);

Bit

7

6

-

5

4

3

T1AutoRestart

r/w

2

-

1

0

Symbol

T1StopRx

r/w

T1Start

r/w

T1Clk

r/w

Access

rights

RFU

Table 83.ꢀT1Control bits

Bit

Symbol

Description

7

T1StopRx

If set, the timer stops after receiving the first 4 bits. If cleared, the

timer is not stopped automatically.

Note: If LFO trimming is selected by T1start, this bit has no effect.

6

-

RFU

5 to 4

T1Start

00b: The timer is not started automatically

01 b: The timer starts automatically at the end of the transmission

10 b: Timer is used for LFO trimming without underflow (Start/Stop on

PosEdge)

11 b: Timer is used for LFO trimming with underflow (Start/Stop on

PosEdge)

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

68 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

Symbol

Description

3

T1AutoRestart Set to logic 1, the timer automatically restarts its countdown from

T1ReloadValue, after the counter value has reached the value zero.

Set to logic 0 the timer decrements to zero and stops.

The bit Timer1IRQ is set to logic 1 when the timer underflows.

2

-

RFU

1 to 0

T1Clk

00 b: The timer input clock is 13.56 MHz

01 b: The timer input clock is 211,875 kHz.

10 b: The timer input clock is an underflow of Timer0

11 b: The timer input clock is an underflow of Timer2

8.8.2.6 T1ReloadHi

High byte (MSB) reload value of the Timer1.

Table 84.ꢀT0ReloadHi register (address 15h)

Bit

7

6

5

4

3

2

1

0

Symbol

T1ReloadHi

r/w

Access

rights

Table 85.ꢀT1ReloadHi bits

Bit

Symbol

Description

7 to 0

T1ReloadHi

Defines the high byte reload value of the Timer 1. With the start event

the timer loads the value of the T1ReloadValHi and T1ReloadValLo.

Changing this register affects the Timer only at the next start event.

8.8.2.7 T1ReloadLo

Low byte (LSB) reload value of the Timer1.

Table 86.ꢀT1ReloadLo register (address 16h)

Bit

7

6

5

4

3

2

1

0

Symbol

T1ReloadLo

r/w

Access

rights

Table 87.ꢀT1ReloadValLo bits

Bit

Symbol

Description

7 to 0

T1ReloadLo

Defines the low byte of the reload value of the Timer1. Changing this

register affects the timer only at the next start event.

8.8.2.8 T1CounterValHi

High byte (MSB) of the counter value of byte Timer1.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

69 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 88.ꢀT1CounterValHi register (address 17h)

Bit

7

6

5

4

3

2

1

0

Symbol

T1CounterValHi

dy

Access

rights

Table 89.ꢀT1CounterValHi bits

Bit

Symbol

Description

7 to 0

T1Counter

ValHi

High byte of the current value of the Timer1.

This value shall not be read out during reception.

8.8.2.9 T1CounterValLo

Low byte (LSB) of the counter value of byte Timer1.

Table 90.ꢀT1CounterValLo register (address 18h)

Bit

7

6

5

4

3

2

1

Symbol

T1CounterValLo

dy

Access

rights

Table 91.ꢀT1CounterValLo bits

Bit

Symbol

Description

7 to 0

T1Counter

ValLo

Low byte of the current value of the counter 1.

This value shall not be read out during reception.

8.8.2.10 T2Control

Control register of the Timer2.

Table 92.ꢀT2Control register (address 19h)

Bit

7

6

-

5

4

3

T2AutoRestart

r/w

2

-

1

Symbol

T2StopRx

r/w

T2Start

r/w

T2Clk

r/w

Access

rights

RFU

Table 93.ꢀT2Control bits

Bit

Symbol

Description

7

T2StopRx

If set the timer stops immediately after receiving the first 4 bits. If

cleared indicates, that the timer is not stopped automatically.

Note: If LFO Trimming is selected by T2Start, this bit has no effect.

6

-

RFU

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

70 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

Symbol

Description

5 to 4

T2Start

00 b: The timer is not started automatically.

01 b: The timer starts automatically at the end of the transmission.

10 b: Timer is used for LFO trimming without underflow (Start/Stop on

PosEdge).

11 b: Timer is used for LFO trimming with underflow (Start/Stop on

PosEdge).

3

T2AutoRestart Set to logic 1, the timer automatically restarts its countdown from

T2ReloadValue, after the counter value has reached the value

zero. Set to logic 0 the timer decrements to zero and stops. The bit

Timer2IRQ is set to logic 1 when the timer underflows.

2

-

RFU

1 to 0

T2Clk

00 b: The timer input clock is 13.56 MHz.

01 b: The timer input clock is 212 kHz.

10 b: The timer input clock is an underflow of Timer0

11b: The timer input clock is an underflow of Timer1

8.8.2.11 T2ReloadHi

High byte of the reload value of Timer2.

Table 94.ꢀT2ReloadHi register (address 1Ah)

Bit

7

6

5

4

3

2

1

0

Symbol

T2ReloadHi

r/w

Access

rights

Table 95.ꢀT2Reload bits

Bit

Symbol

Description

7 to 0

T2ReloadHi

Defines the high byte of the reload value of the Timer2. With the

start event the timer load the value of the T2ReloadValHi and

T2ReloadValLo. Changing this register affects the timer only at the

next start event.

8.8.2.12 T2ReloadLo

Low byte of the reload value of Timer2.

Table 96.ꢀT2ReloadLo register (address 1Bh)

Bit

7

6

5

4

3

2

1

0

Symbol

T2ReloadLo

r/w

Access

rights

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

71 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 97.ꢀT2ReloadLo bits

Bit

Symbol

Description

7 to 0

T2ReloadLo

Defines the low byte of the reload value of the Timer2. With the

start event the timer load the value of the T2ReloadValHi and

T2RelaodVaLo. Changing this register affects the timer only at the

next start event.

8.8.2.13 T2CounterValHi

High byte of the counter register of Timer2.

Table 98.ꢀT2CounterValHi register (address 1Ch)

Bit

7

6

5

4

3

2

1

0

Symbol

T2CounterValHi

dy

Access

rights

Table 99.ꢀT2CounterValHi bits

Bit

Symbol

Description

7 to 0

T2Counter

ValHi

High byte current counter value of Timer2.

This value shall not be read out during reception.

8.8.2.14 T2CounterValLoReg

Low byte of the current value of Timer 2.

Table 100.ꢀT2CounterValLo register (address 1Dh)

Bit

7

6

5

4

3

2

1

Symbol

T2CounterValLo

dy

Access

rights

Table 101.ꢀT2CounterValLo bits

Bit

Symbol

Description

7 to 0

T2Counter

ValLo

Low byte of the current counter value of Timer1Timer2.

This value shall not be read out during reception.

8.8.2.15 T3Control

Control register of the Timer 3.

Table 102.ꢀT3Control register (address 1Eh)

Bit

7

6

-

5

4

3

T3AutoRestart

r/w

2

-

1

Symbol

T3StopRx

r/w

T3Start

r/w

T3Clk

r/w

Access

rights

RFU

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

72 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 103.ꢀT3Control bits

Bit

Symbol

Description

7

T3StopRx

If set, the timer stops immediately after receiving the first 4 bits. If

cleared, indicates that the timer is not stopped automatically.

Note: If LFO Trimming is selected by T3Start, this bit has no effect.

6

-

RFU

5 to 4

T3Start

00b - timer is not started automatically

01 b - timer starts automatically at the end of the transmission

10 b - timer is used for LFO trimming without underflow (Start/Stop on

PosEdge)

11 b - timer is used for LFO trimming with underflow (Start/Stop on

PosEdge).

3

T3AutoRestart Set to logic 1, the timer automatically restarts its countdown from

T3ReloadValue, after the counter value has reached the value zero.

Set to logic 0 the timer decrements to zero and stops.

The bit Timer1IRQ is set to logic 1 when the timer underflows.

2

-

RFU

1 to 0

T3Clk

00 b - the timer input clock is 13.56 MHz.

01 b - the timer input clock is 211,875 kHz.

10 b - the timer input clock is an underflow of Timer0

11 b - the timer input clock is an underflow of Timer1

8.8.2.16 T3ReloadHi

High byte of the reload value of Timer3.

Table 104.ꢀT3ReloadHi register (address 1Fh);

Bit

7

6

5

4

3

2

1

0

Symbol

T3ReloadHi

r/w

Access

rights

Table 105.ꢀT3ReloadHi bits

Bit

Symbol

Description

7 to 0

T3ReloadHi

Defines the high byte of the reload value of the Timer3. With the

start event the timer load the value of the T3ReloadValHi and

T3ReloadValLo. Changing this register affects the timer only at the

next start event.

8.8.2.17 T3ReloadLo

Low byte of the reload value of Timer3.

Table 106.ꢀT3ReloadLo register (address 20h)

Bit

7

6

5

4

3

2

1

0

Symbol

T3ReloadLo

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

73 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Bit

7

6

5

4

3

2

1

0

Access

rights

r/w

Table 107.ꢀT3ReloadLo bits

Bit

Symbol

Description

7 to 0

T3ReloadLo

Defines the low byte of the reload value of Timer3. With the

start event the timer load the value of the T3ReloadValHi and

T3RelaodValLo. Changing this register affects the timer only at the

next start event.

8.8.2.18 T3CounterValHi

High byte of the current counter value the 16-bit Timer3.

Table 108.ꢀT3CounterValHi register (address 21h)

Bit

7

6

5

4

3

2

1

0

Symbol

T3CounterValHi

dy

Access

rights

Table 109.ꢀT3CounterValHi bits

Bit

Symbol

Description

7 to 0

T3Counter

ValHi

High byte of the current counter value of Timer3.

This value shall not be read out during reception.

8.8.2.19 T3CounterValLo

Low byte of the current counter value the 16-bit Timer3.

Table 110.ꢀT3CounterValLo register (address 22h)

Bit

7

6

5

4

3

2

1

0

Symbol

T3CounterValLo

dy

Access

rights

Table 111.ꢀT3CounterValLo bits

Bit

Symbol

Description

7 to 0

T3Counter

ValLo

Low byte current counter value of Timer3.

This value shall not be read out during reception.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

74 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

8.8.2.20 T4Control

The wake-up timer T4 activates the system after a given time. If enabled, it can start the

low power card detection function.

Table 112.ꢀT4Control register (address 23h)

Bit

7

6

5

4

3

2

1

0

Symbol

T4Running

T4Start

T4Auto

Trimm

T4Auto

LPCD

T4Auto

Restart

T4AutoWakeUp

T4Clk

r/w

StopNow

Access

rights

dy

w

r/w

Table 113.ꢀT4Control bits

Bit

Symbol

Description

7

T4Running

Shows if the timer T4 is running. If the bit T4StartStopNow is set,

this bit and the timer T4 can be started/stopped.

6

5

T4Start

if set, the bit T4Running can be changed.

StopNow

T4AutoTrimm

If set to one, the timer activates an LFO trimming procedure when it

underflows. For the T4AutoTrimm function, at least one timer (T0 to

T3) has to be configured properly for trimming (T3 is not allowed if

T4AutoLPCD is set in parallel).

4

T4AutoLPCD

If set to one, the timer activates a low-power card detection

sequence. If a card is detected an interrupt request is raised and

the system remains active if enabled. If no card is detected the

MFRC630 enters the Power down mode if enabled. The timer is

automatically restarted (no gap). Timer 3 is used to specify the time

where the RF field is enabled to check if a card is present. Therefor

you may not use Timer 3 for T4AutoTrimm in parallel.

3

2

T4AutoRestart

Set to logic 1, the timer automatically restarts its countdown from

T4ReloadValue, after the counter value has reached the value

zero. Set to logic 0 the timer decrements to zero and stops. The bit

Timer4IRQ is set to logic 1 at timer underflow.

T4AutoWakeUp If set, the MFRC630 wakes up automatically, when the timer T4 has

an underflow. This bit has to be set if the IC should enter the Power

down mode after T4AutoTrimm and/or T4AutoLPCD is finished and

no card has been detected. If the IC should stay active after one of

these procedures this bit has to be set to 0.

1 to 0

T4Clk

00b - the timer input clock is the LFO clock

01b - the timer input clock is the LFO clock/8

10b - the timer input clock is the LFO clock/16

11b - the timer input clock is the LFO clock/32

8.8.2.21 T4ReloadHi

High byte of the reload value of the 16-bit timer 4.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

75 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 114.ꢀT4ReloadHi register (address 24h)

Bit

7

6

5

4

3

2

1

0

Symbol

T4ReloadHi

r/w

Access

rights

Table 115.ꢀT4ReloadHi bits

Bit

Symbol

Description

7 to 0

T4ReloadHi

Defines high byte of the for the reload value of timer 4. With the start

event the timer 4 loads the T4ReloadVal. Changing this register

affects the timer only at the next start event.

8.8.2.22 T4ReloadLo

Low byte of the reload value of the 16-bit timer 4.

Table 116.ꢀT4ReloadLo register (address 25h)

Bit

7

6

5

4

3

2

1

0

Symbol

T4ReloadLo

r/w

Access

rights

Table 117.ꢀT4ReloadLo bits

Bit

Symbol

Description

7 to 0

T4ReloadLo

Defines the low byte of the reload value of the timer 4. With the start

event the timer loads the value of the T4ReloadVal. Changing this

register affects the timer only at the next start event.

8.8.2.23 T4CounterValHi

High byte of the counter value of the 16-bit timer 4.

Table 118.ꢀT4CounterValHi register (address 26h)

Bit

7

6

5

4

3

2

1

0

Symbol

T4CounterValHi

dy

Access

rights

Table 119.ꢀT4CounterValHi bits

Bit

Symbol

Description

High byte of the current counter value of timer 4.

7 to 0

T4CounterValHi

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

76 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

8.8.2.24 T4CounterValLo

Low byte of the counter value of the 16-bit timer 4.

Table 120.ꢀT4CounterValLo register (address 27h)

Bit

7

6

5

4

3

2

1

0

Symbol

T4CounterValLo

dy

Access

rights

Table 121.ꢀT4CounterValLo bits

Bit

Symbol

Description

Low byte of the current counter value of the timer 4.

7 to 0

T4CounterValLo

8.9 Transmitter configuration registers

8.9.1 TxMode

Table 122.ꢀDrvMode register (address 28h)

Bit

7

6

5

-

4

-

3

2

1

TxClk Mode

r/w

0

Symbol

Tx2Inv

r/w

Tx1Inv

r/w

TxEn

r/w

Access

rights

RFU

Table 123.ꢀDrvMode bits

Bit

Symbol

Tx2Inv

Tx1Inv

Description

7

Inverts transmitter 2 at TX2 pin

6

Inverts transmitter 1 at TX1 pin

5

RFU

4

-

3

TxEn

If set to 1 both transmitter pins are enabled

2 to 0

TxClkMode

Transmitter clock settings (see 8.6.2. Table 27). Codes 011b and

0b110 are not supported. This register defines, if the output is

operated in open drain, push-pull, at high impedance or pulled to a fix

high or low level.

8.9.2 TxAmp

With the set_cw_amplitude register output power can be traded off against power supply

rejection. Spending more headroom leads to better power supply rejection ration and

better accuracy of the modulation degree.

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

77 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

With CwMax set, the voltage of TX1 will be pulled to the maximum possible. This register

overrides the settings made by set_cw_amplitude.

Table 124.ꢀTxAmp register (address 29h)

Bit

7

6

5

-

4

3

2

set_residual_carrier

r/w

1

0

Symbol

set_cw_amplitude

r/w

Access

rights

RFU

Table 125.ꢀTxAmp bits

Bit

Symbol

Description

7 to 6

set_cw_amplitude

Allows to reduce the output amplitude of the transmitter by a

fix value.

Four different preset values that are subtracted from TVDD

can be selected:

0: TVDD -100 mV

1: TVDD -250 mV

2: TVDD -500 mV

3: T_VDD-1000 mV

5

RFU

-

4 to 0

set_residual_ carrier Set the residual carrier percentage. refer to Section 7.6.2

8.9.3 TxCon

Table 126.ꢀTxCon register (address 2Ah)

Bit

7

6

5

OvershootT2

r/w

4

3

2

1

0

Symbol

CwMax

r/w

TxInv

r/w

TxSel

r/w

Access

rights

Table 127.ꢀTxCon bits

Bit

Symbol

Description

7 to 4

OvershootT2 Specifies the length (number of carrier clocks) of the additional

modulation for overshoot prevention. Refer to Section 7.6.2.1

"Overshoot protection"

3

Cwmax

Set amplitude of continuous wave carrier to the maximum.

If set, set_cw_amplitude in Register TxAmp has no influence on the

continuous amplitude.

2

TxInv

TxSel

If set, the resulting modulation signal defined by TxSel is inverted

1 to 0

Defines which signal is used as source for modulation

00b ... no modulation

01b ... TxEnvelope

10b ... SigIn

11b ... RFU

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

78 / 143

NXP Semiconductors

8.9.4 Txl

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 128.ꢀTxl register (address 2Bh)

Bit

7

6

5

OvershootT1

r/w

4

3

2

1

0

Symbol

tx_set_iLoad

r/w

Access

rights

Table 129.ꢀTxl bits

Bit

Symbol

Description

7 to 4

OvershootT1 Overshoot value for Timer1. Refer to Section 7.6.2.1 "Overshoot

protection"

3 to 0

tx_set_iLoad

Factory trim value, sets the expected Tx load current. This value is

used to control the modulation index in an optimized way dependent

on the expected TX load current.

8.10 CRC configuration registers

8.10.1 TxCrcPreset

Table 130.ꢀTXCrcPreset register (address 2Ch)

Bit

7

RFU

-

6

5

4

3

2

1

TxCRCInvert

r/w

0

Symbol

TXPresetVal

r/w

TxCRCtype

r/w

TxCRCEn

r/w

Access

rights

Table 131.ꢀTxCrcPreset bits

Bit

Symbol

Description

7

RFU

-

6 to 4

3 to 2

TXPresetVal

TxCRCtype

Specifies the CRC preset value for transmission (see Table 131).

Defines which type of CRC (CRC8/CRC16/CRC5) is calculated:

• 00h -- CRC5

• 01h -- CRC8

• 02h -- CRC16

• 03h -- RFU

1

0

TxCRCInvert if set, the resulting CRC is inverted and attached to the data frame

(ISO/IEC 3309)

TxCRCEn

if set, a CRC is appended to the data stream

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

79 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 132.ꢀTransmitter CRC preset value configuration

TXPresetVal[6...4]

CRC16

0000h

6363h

A671h

FFFEh

-

CRC8

CRC5

0h

1h

2h

3h

4h

5h

6h

7h

00h

12h

BFh

-

FDh

-

User defined

FFFFh

User defined

FFh

User defined

1Fh

Remark: User defined CRC preset values can be configured by EEprom (see Section

7.7.2.1, Table 28 "Configuration area (Page 0)").

8.10.2 RxCrcCon

Table 133.ꢀRxCrcCon register (address 2Dh)

Bit

7

RxForceCRCWrite

r/w

6

5

4

3

2

1

RxCRCInvert

r/w

0

Symbol

RXPresetVal

r/w

RXCRCtype

r/w

RxCRCEn

r/w

Access

rights

Table 134.ꢀRxCrcCon bits

Bit

Symbol

Description

7

RxForceCrc

Write

If set, the received CRC byte(s) are copied to the FIFO.

If cleared CRC Bytes are only checked, but not copied to the FIFO.

This bit has to be always set in case of a not byte aligned CRC (e.g.

ISO/IEC 18000-3 mode 3/ EPC Class-1HF)

6 to 4

3 to 2

RXPresetVal

RxCRCtype

Defines the CRC preset value (Hex.) for transmission. (see Table

134).

Defines which type of CRC (CRC8/CRC16/CRC5) is calculated:

• 00h -- CRC5

• 01h -- CRC8

• 02h -- CRC16

• 03h -- RFU

1

0

RxCrcInvert

RxCrcEn

If set, the CRC check is done for the inverted CRC.

If set, the CRC is checked and in case of a wrong CRC an error flag is

set. Otherwise the CRC is calculated but the error flag is not modified.

Table 135.ꢀReceiver CRC preset value configuration

RXPresetVal[6...4]

CRC16

CRC8

CRC5

0h

0000h

00h

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

80 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

RXPresetVal[6...4]

CRC16

6363h

A671h

FFFEh

-

CRC8

CRC5

1h

2h

3h

4h

5h

6h

7h

12h

BFh

-

FDh

-

User defined

FFFFh

User defined

FFh

User defined

1Fh

8.11 Transmitter configuration registers

8.11.1 TxDataNum

Table 136.ꢀTxDataNum register (address 2Eh)

Bit

7

6

5

4

KeepBitGrid

r/w

3

2

1

TxLastBits

r/w

0

Symbol

RFU

RFU-

DataEn

r/w

Access

rights

Table 137.ꢀTxDataNum bits

Bit

7 to 5

4

Symbol

RFU

Description

-

KeepBitGrid

If set, the time between consecutive transmissions starts is a multiple

of one ETU. If cleared, consecutive transmissions can even start

within one ETU

3

DataEn

If cleared - it is possible to send a single symbol pattern.

If set - data is sent.

2 to 0

TxLastBits

Defines how many bits of the last data byte to be sent. If set to 000b

all bits of the last data byte are sent.

Note - bits are skipped at the end of the byte.

Example - Data byte B2h (sent LSB first).

TxLastBits = 011b (3h) => 010b (LSB first) is sent

TxLastBits = 110b (6h) => 010011b (LSB first) is sent

8.11.2 TxDATAModWidth

Transmitter data modulation width register

Table 138.ꢀTxDataModWidth register (address 2Fh)

Bit

7

6

5

4

3

2

1

0

Symbol

DModWidth

r/w

Access

rights

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

81 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 139.ꢀTxDataModWidth bits

Bit

Symbol

Description

7 to 0

DModWidth

Specifies the length of a pulse for sending data with enabled pulse

modulation. The length is given by the number of carrier clocks + 1.

A pulse can never be longer than from the start of the pulse to the

end of the bit. The starting position of a pulse is given by the setting

of TxDataMod.DPulseType. Note: This register is only used if Miller

modulation (ISO/IEC 14443A PCD) is used. The settings are also

used for the modulation width of start and/or stop symbols.

8.11.3 TxSym10BurstLen

If a protocol requires a burst (an unmodulated subcarrier) the length can be defined with

this TxSymBurstLen, the value high or low can be defined by TxSym10BurstCtrl.

Table 140.ꢀTxSym10BurstLen register (address 30h)

Bit

7

RFU

-

6

5

4

3

RFU

-

2

1

RFU

-

0

Symbol

Sym1Burst Len

r/w

Access

rights

Table 141.ꢀTxSym10BurstLen bits

Bit

7

Symbol

Description

RFU

-

6 to 4

Sym1BurstLen Specifies the number of bits issued for symbol 1 burst. The 3 bits

encodes a range from 8 to 256 bit:

00h - 8bit

01h - 16bit

02h - 32bit

04h - 48bit

05h - 64bit

06h - 96bit

07h - 128bit

08h - 256bit

3 to 0

RFU

-

8.11.4 TxWaitCtrl

Table 142.ꢀTxWaitCtrl register (address 31h); reset value: C0h

Bit

7

TxWaitStart

r/w

6

5

4

TxWait High

r/w

3

2

1

RFU

-

0

Symbol

TxWaitEtu

r/w

Access

rights

MFRC630

All information provided in this document is subject to legal disclaimers.

Product data sheet

COMPANY PUBLIC

Rev. 4.5 — 19 December 2017

227545

82 / 143

NXP Semiconductors

MFRC630

High-performance MIFARE and NTAG frontend MFRC630 and MFRC630 plus

Table 143.ꢀTXWaitCtrl bits

Bit

Symbol

Description

7

TxWaitStart

If cleared, the TxWait time is starting at the End of the send data

(TX).

If set, the TxWait time is starting at the End of the received data

(RX).

6

TxWaitEtu

If cleared, the TxWait time is TxWait × 16/13.56 MHz.

If set, the TxWait time is TxWait × 0.5 / DBFreq (DBFreq is the

frequency of the bit stream as defined by TxDataCon).

5 to 3

2 to 0

TxWait High

Bit extension of TxWaitLo. TxWaitCtrl bit 5 is MSB.

TxStopBitLength

Defines stop-bits and EGT (= stop-bit + extra guard time EGT) to

be send:

0h: no stop-bit, no EGT

1h: 1 stop-bit, no EGT

2h: 1 stop-bit + 1 EGT

3h: 1 stop-bit + 2 EGT

4h: 1 stop-bit + 3 EGT

5h: 1 stop-bit + 4 EGT

6h: 1 stop-bit + 5 EGT

7h: 1 stop-bit + 6 EGT

Note: This is only valid for ISO/IEC14443 Type B

8.11.5 TxWaitLo

Table 144.ꢀTxWaitLo register (address 32h)

Bit

7

6

5

4

3

2

1

0

Symbol

TxWaitLo

r/w

Access

rights

Table 145.ꢀTxWaitLo bits

Bit

Symbol

Description

7 to 0

TxWaitLo

Defines the minimum time between receive and send or between two

send data streams

Note: TxWait is a 11bit register (additional 3 bits are in the TxWaitCtrl

register)!


型号：	MFRC63002HN,151
厂家：	NXP
描述：	MFRC63002HN - High-performance MIFARE and NTAG frontend QFN 32-Pin PC 电信电信集成电路
文件：	总143页 (文件大小：1412K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

MFRC63002HN,151 [NXP]

相关型号：

MFRC63002HN,157

MFRC63002R

MFRC63002T

MFRC63002TRAYB

MFRC63002TRAYBM

MFRC631

MFRC63102HN

MFRC63102HN,151

MFRC63102HNR

MFRC63102HNT

MFRC63102HNTR

MFRC63102HNTRAYBM