74LVC16241ADGG-T [NXP]
IC LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, Bus Driver/Transceiver;
| 型号： | 74LVC16241ADGG-T |
| 厂家： | 
NXP |
| 描述： | IC LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, Bus Driver/Transceiver 驱动 光电二极管 输出元件 逻辑集成电路 |
| 文件： | 总19页 (文件大小：96K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74LVC16241A
16-bit buffer/line driver with 5 V tolerant inputs/outputs;
3-state
Rev. 03 — 16 February 2004
Product data sheet
1. General description
The 74LVC16241A is a high-performance, low-power and low-voltage Si-gate CMOS
device and superior to most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can
handle 5 V. These features allow the use of these devices in a mixed 3.3 V and 5 V
environment.
The 74LVC16241A is a 16-bit non-inverting buffer/line driver with 3-state outputs. The
3-state outputs are controlled by the output enable inputs (1OE, 2OE, 3OE and 4OE).
Schmitt-trigger action at all inputs makes the circuit highly tolerant for slower input rise
and fall times. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit
buffer.
2. Features
■ 5 V tolerant inputs and outputs for interfacing with 5 V logic
■ Wide supply voltage range from 1.2 V to 3.6 V
■ CMOS low power consumption
■ MULTIBYTE flow-through standard pin-out architecture
■ Low inductance multiple power and ground pins for minimum noise and ground
bounce
■ Direct interface with TTL levels
■ High-impedance outputs when VCC = 0 V
■ Complies with JEDEC standard no. 8-1A
■ ESD protection:
◆ HBM EIA/JESD22-A114-A exceeds 2000 V
◆ MM EIA/JESD22-A115-A exceeds 200 V.
■ Specified from −40 °C to +85 °C and −40 °C to +125 °C.
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
3. Quick reference data
Table 1:
Quick reference data
GND = 0 V; tr = tf ≤ 2.5 ns; Tamb = 25 °C.
Symbol
Parameter
Conditions
Min Typ Max Unit
tPHL, tPLH
propagation delay
nAn to nYn
CL = 50 pF;
-
2.4
-
ns
V
CC = 3.3 V
CI
input capacitance
-
5.0
-
pF
[1] [2]
CPD
power dissipation
capacitance per
buffer
VCC = 3.3 V
outputs enabled
outputs disabled
-
-
15
3
-
-
pF
pF
[1] CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
N = total load switching outputs;
Σ(CL × VCC2 × fo) = sum of the outputs.
[2] The condition is VI = GND to VCC
.
4. Ordering information
Table 2:
Ordering information
Type number
Package
Temperature range Name
Description
Version
SOT370-1
74LVC16241ADL
−40 °C to +125 °C
SSOP48
plastic shrink small outline package; 48 leads;
body width 7.5 mm
74LVC16241ADGG −40 °C to +125 °C
TSSOP48 plastic thin shrink small outline package; 48 leads; SOT362-1
body width 6.1 mm
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
2 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
5. Functional diagram
1
1EN
2EN
3EN
4EN
1OE
2OE
3OE
4OE
1
25
48
25
24
1OE
3OE
2
47
46
44
43
41
40
38
1A0
1Y0
3
1A1
1Y1
2
3
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
1A0
1A1
1A2
1A3
2A0
2A1
2A2
2A3
3A0
3A1
3A2
3A3
4A0
4A1
4A2
4A3
1Y0
1Y1
1Y2
1Y3
2Y0
2Y1
2Y2
2Y3
3Y0
3Y1
3Y2
3Y3
4Y0
4Y1
4Y2
4Y3
1D
2D
3D
4D
1
2
3
1A2
1A3
2A0
1Y2
1Y3
2Y0
5
6
5
8
6
2A1
2A2
2A3
3A0
3A1
3A2
3A3
2Y1
2Y2
2Y3
3Y0
3Y1
3Y2
3Y3
9
8
11
12
13
14
16
17
19
20
22
23
9
37
36
35
33
11
12
13
14
16
17
19
20
22
23
32
30
29
27
26
4A0
4A1
4A2
4A3
4Y0
4Y1
4Y2
4Y3
4
2OE
4OE
48
24
001aaa358
001aaa360
Fig 1. Logic symbol.
Fig 2. IEC logic symbol.
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
3 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
47
36
35
33
2
3
5
6
13
14
16
17
1A0
1A1
1A2
1Y0
1Y1
1Y2
1Y3
3A0
3A1
3A2
3Y0
3Y1
3Y2
3Y3
46
44
43
1
32
25
1A3
3A3
1OE
3OE
41
40
38
30
29
27
8
9
19
20
22
23
2A0
2A1
2A2
2Y0
2Y1
2Y2
2Y3
4A0
4A1
4A2
4Y0
4Y1
4Y2
4Y3
11
12
37
48
26
24
2A3
4A3
2OE
4OE
001aaa359
Fig 3. Logic diagram.
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
4 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
6. Pinning information
6.1 Pinning
1OE
1Y0
1Y1
GND
1Y2
1Y3
1
2
3
4
5
6
7
8
9
48 2OE
47 1A0
46 1A1
45 GND
44 1A2
43 1A3
V
CC
42 V
CC
2Y0
2Y1
41 2A0
40 2A1
39 GND
38 2A2
37 2A3
36 3A0
35 3A1
34 GND
33 3A2
32 3A3
GND 10
2Y2 11
2Y3 12
3Y0 13
3Y1 14
GND 15
3Y2 16
3Y3 17
16241A
V
CC
18
31 V
CC
4Y0 19
4Y1 20
GND 21
4Y2 22
4Y3 23
4OE 24
30 4A0
29 4A1
28 GND
27 4A2
26 4A3
25 3OE
001aaa356
Fig 4. Pin configuration.
6.2 Pin description
Table 3:
Pin description
Symbol
Pin
1
Description
1OE
1Y0
1Y1
GND
1Y2
1Y3
VCC
2Y0
2Y1
GND
2Y2
output enable input (active LOW)
data output
2
3
data output
4
ground (0 V)
data output
5
6
data output
7
supply voltage
data output
8
9
data output
10
11
ground (0 V)
data output
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
5 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
Table 3:
Pin
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Pin description …continued
Symbol
Description
data output
2Y3
3Y0
3Y1
GND
3Y2
3Y3
VCC
4Y0
4Y1
GND
4Y2
4Y3
4OE
3OE
4A3
4A2
GND
4A1
4A0
VCC
3A3
3A2
GND
3A1
3A0
2A3
2A2
GND
2A1
2A0
VCC
1A3
1A2
GND
1A1
1A0
2OE
data output
data output
ground (0 V)
data output
data output
supply voltage
data output
data output
ground (0 V)
data output
data output
output enable input (active LOW)
output enable input (active HIGH)
data input
data input
ground (0 V)
data input
data input
supply voltage
data input
data input
ground (0 V)
data input
data input
data input
data input
ground (0 V)
data input
data input
supply voltage
data input
data input
ground (0 V)
data input
data input
output enable input (active HIGH)
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
6 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
7. Functional description
7.1 Function table
Table 4:
Input
nAn
Function table[1]
Output
nOE
nOE
nYn
H
H
L
-
-
H
-
H
L
L
-
L
H
-
L
X
H
-
Z
L
Z
[1] H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
Z = high-impedance OFF-state.
8. Limiting values
Table 5:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
GND (ground = 0 V).
Symbol Parameter
Conditions
Min
−0.5
-
Max
+6.5
−50
Unit
V
VCC
IIK
supply voltage
input diode current
input voltage
VI < 0 V
mA
V
[1]
VI
−0.5
-
+6.5
±50
IOK
VO
output diode current VO > VCC or VO < 0 V
mA
[1]
[1]
output voltage
HIGH or LOW state
3-state
−0.5
−0.5
-
VCC + 0.5 V
+6.5
V
IO
output source or sink VO = 0 V to VCC
current
±50
mA
ICC, IGND VCC or GND current
-
±100
+150
500
mA
°C
Tstg
Ptot
storage temperature
power dissipation
−65
[2]
Tamb = −40 °C to +125 °C
-
mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] Above 60 °C the value of Ptot derates linearly with 5.5 mW/K.
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
7 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
9. Recommended operating conditions
Table 6:
Symbol
VCC
Recommended operating conditions
Parameter
Conditions
Min
Typ
Max
Unit
supply voltage
for maximum speed
performance
2.7
-
3.6
V
for low-voltage applications
1.2
0
-
-
-
-
-
3.6
5.5
VCC
5.5
V
V
V
V
VI
input voltage
VO
output voltage
HIGH or LOW state
3-state
0
0
Tamb
tr, tf
operating ambient in free air
temperature
−40
+125 °C
input rise and fall
times
VCC = 1.2 V to 2.7 V
VCC = 2.7 V to 3.6 V
0
0
-
-
20
10
ns/V
ns/V
10. Static characteristics
Table 7:
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Tamb = −40 °C to +85 °C[1]
VIH
VIL
HIGH-level input
voltage
VCC = 1.2 V
VCC
-
-
-
-
-
V
V
V
V
VCC = 2.7 V to 3.6 V
VCC = 1.2 V
2.0
-
LOW-level input
voltage
-
-
GND
0.8
VCC = 2.7 V to 3.6 V
VI = VIH or VIL
VOH
HIGH-level output
voltage
IO = −100 µA; VCC = 2.7 V to 3.6 V
IO = −12 mA; VCC = 2.7 V
IO = −18 mA; VCC = 3.0 V
IO = −24 mA; VCC = 3.0 V
VI = VIH or VIL
V
V
V
V
CC − 0.2 VCC
-
-
-
-
V
V
V
V
CC − 0.5
CC − 0.6
CC − 0.8
-
-
-
VOL
LOW-level output
voltage
IO = 100 µA; VCC = 2.7 V to 3.6 V
IO = 12 mA; VCC = 2.7 V
IO = 24 mA; VCC = 3.0 V
-
-
-
-
-
GND
-
0.2
0.4
0.55
±5
V
V
-
V
ILI
input leakage current VI = 5.5 V or GND; VCC = 3.6 V
±0.1
±0.1
µA
µA
IOZ
3-state output
OFF-state current
VI = VIH or VIL; VO = 5.5 V or GND;
CC = 3.6 V
±5
V
Ioff
power-off leakage
supply current
VI or VO = 5.5 V; VCC = 0 V
-
-
-
-
±0.1
0.1
5
±10
20
500
-
µA
µA
µA
pF
ICC
∆ICC
CI
quiescent supply
current
VI = VCC or GND; IO = 0 A;
VCC = 3.6 V
additional quiescent
supply current per pin VCC = 2.7 V to 3.6 V
VI = VCC − 0.6 V; IO = 0 A;
input capacitance
5.0
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
8 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
Table 7:
Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Tamb = −40 °C to +125 °C
VIH
HIGH-level input
voltage
VCC = 1.2 V
VCC
-
-
-
-
-
V
V
V
V
VCC = 2.7 V to 3.6 V
VCC = 1.2 V
2.0
-
VIL
LOW-level input
voltage
-
-
GND
0.8
VCC = 2.7 V to 3.6 V
VI = VIH or VIL
VOH
HIGH-level output
voltage
IO = −100 µA; VCC = 2.7 V to 3.6 V
IO = −12 mA; VCC = 2.7 V
IO = −18 mA; VCC = 3.0 V
IO = −24 mA; VCC = 3.0 V
VI = VIH or VIL
V
V
V
V
CC − 0.3
-
-
-
-
-
V
V
V
V
CC − 0.65 -
CC − 0.75 -
CC − 1.0
-
VOL
LOW-level output
voltage
IO = 100 µA; VCC = 2.7 V to 3.6 V
IO = 12 mA; VCC = 2.7 V
IO = 24 mA; VCC = 3.0 V
-
-
-
-
-
-
-
-
-
-
0.3
0.6
0.8
±20
±20
V
V
V
ILI
input leakage current VI = 5.5 V or GND; VCC = 3.6 V
µA
µA
IOZ
3-state output
OFF-state current
VI = VIH or VIL; VO = 5.5 V or GND;
CC = 3.6 V
V
Ioff
power-off leakage
supply current
VI or VO = 5.5 V; VCC = 0 V
-
-
-
-
-
-
±20
80
µA
µA
µA
ICC
∆ICC
quiescent supply
current
VI = VCC or GND; IO = 0 A;
VCC = 3.6 V
additional quiescent
VI = VCC − 0.6 V; IO = 0 A;
5000
supply current per pin VCC = 2.7 V to 3.6 V
[1] Typical values are measured at VCC = 3.3 V and Tamb = 25 °C.
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
9 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
11. Dynamic characteristics
Table 8:
Dynamic characteristics
At recommended operating conditions; see Figure 8.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Tamb = −40 °C to +85 °C[1]
tPLH, tPHL propagation delay
nAn to nYn
see Figure 5
VCC = 1.2 V
-
13
-
-
ns
ns
ns
VCC = 2.7 V
1.0
1.0
5.0
4.4
[2]
[2]
[2]
[2]
VCC = 3.0 V to 3.6 V
see Figure 6
2.4
tPZH, tPZL 3-state output
enable time
VCC = 1.2 V
-
17
-
-
ns
ns
ns
nOE to nYn
VCC = 2.7 V
1.0
1.0
6.0
5.5
VCC = 3.0 V to 3.6 V
see Figure 7
2.5
3-state output
enable time
nOE to nYn
VCC = 1.2 V
-
19
-
-
ns
ns
ns
VCC = 2.7 V
1.5
1.5
6.0
5.5
VCC = 3.0 V to 3.6 V
see Figure 6
3.3
tPHZ, tPLZ 3-state output
disable time
VCC = 1.2 V
-
9.0
-
-
ns
ns
ns
nOE to nYn
VCC = 2.7 V
1.5
1.5
5.5
5.0
VCC = 3.0 V to 3.6 V
see Figure 7
3.0
3-state output
disable time
nOE to nYn
VCC = 1.2 V
-
8.0
-
-
ns
ns
ns
VCC = 2.7 V
1.5
1.0
5.5
5.0
[2]
VCC = 3.0 V to 3.6 V
2.6
[3] [4]
CPD
power dissipation
capacitance per
buffer
V
CC = 3.3 V
outputs enabled
outputs disabled
-
-
15
3
-
-
pF
pF
Tamb = −40 °C to +125 °C
tPLH, tPHL propagation delay
nAn to nYn
see Figure 5
VCC = 1.2 V
-
-
-
-
-
ns
ns
ns
VCC = 2.7 V
1.0
1.0
6.5
5.5
VCC = 3.0 V to 3.6 V
see Figure 6
tPZH, tPZL 3-state output
enable time
VCC = 1.2 V
-
-
-
-
-
ns
ns
ns
nOE to nYn
VCC = 2.7 V
1.0
1.0
7.5
7.0
VCC = 3.0 V to 3.6 V
see Figure 7
3-state output
enable time
nOE to nYn
VCC = 1.2 V
-
-
-
-
-
ns
ns
ns
VCC = 2.7 V
1.5
1.5
7.5
7.0
VCC = 3.0 V to 3.6 V
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
10 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
Table 8:
Dynamic characteristics …continued
At recommended operating conditions; see Figure 8.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tPHZ, tPLZ 3-state output
disable time
see Figure 6
VCC = 1.2 V
-
-
-
-
-
ns
ns
ns
nOE to nYn
VCC = 2.7 V
1.5
1.5
7.0
6.5
VCC = 3.0 V to 3.6 V
see Figure 7
3-state output
disable time
nOE to nYn
VCC = 1.2 V
-
-
-
-
-
ns
ns
ns
VCC = 2.7 V
1.5
1.0
7.0
6.5
VCC = 3.0 V to 3.6 V
[1] Typical values are measured at Tamb = 25 °C.
[2] Typical values are measured at VCC = 3.3 V.
[3] CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
N = total load switching outputs;
Σ(CL × VCC2 × fo) = sum of the outputs.
[4] The condition is VI = GND to VCC
.
12. Waveforms
V
I
nAn input
GND
V
M
V
M
t
t
PLH
PHL
V
OH
V
V
M
nYn output
M
V
OL
mna171
Measurements points are given in Table 9.
VOL and VOH are typical output voltage drop that occur with the output load.
Fig 5. Input nAn to output nYn propagation delays.
Table 9: Measurement points
Supply voltage
VCC
Input
VM
Output
VM
1.2 V
0.5 × VCC
1.5 V
1.5 V
0.5 × VCC
1.5 V
2.7 V
3.0 V to 3.6 V
1.5 V
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
11 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
V
I
1OE, 4OE input
V
M
GND
t
t
PZL
PLZ
V
CC
output
LOW-to-OFF
OFF-to-LOW
V
M
V
X
V
OL
t
t
PHZ
PZH
V
OH
V
Y
output
HIGH-to-OFF
OFF-to-HIGH
V
M
GND
outputs
enabled
outputs
enabled
outputs
disabled
001aaa361
Measurements points are given in Table 10.
VOL and VOH are typical output voltage drop that occur with the output load.
Fig 6. 3-state enable and disable times for inputs 1OE and 4OE.
Table 10: Measurement points
Supply voltage
VCC
Input
VM
Output
VM
VX
VY
1.2 V
0.5 × VCC
1.5 V
1.5 V
0.5 × VCC
1.5 V
VOL + 0.1 V
VOL + 0.3 V
VOL + 0.3 V
V
V
V
OH − 0.1 V
2.7 V
OH − 0.3 V
OH − 0.3 V
3.0 V to 3.6 V
1.5 V
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
12 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
V
I
2OE, 3OE input
V
M
GND
t
t
PZL
PLZ
V
CC
output
LOW-to-OFF
OFF-to-LOW
V
M
V
X
V
OL
t
t
PHZ
PZH
V
OH
V
Y
output
HIGH-to-OFF
OFF-to-HIGH
V
M
GND
outputs
enabled
outputs
enabled
outputs
disabled
001aaa357
Measurements points are given in Table 11.
VOL and VOH are typical output voltage drop that occur with the output load.
Fig 7. 3-state enable and disable times for inputs 2OE and 3OE.
Table 11: Measurement points
Supply voltage
VCC
Input
VM
Output
VM
VX
VY
1.2 V
0.5 × VCC
1.5 V
1.5 V
0.5 × VCC
1.5 V
VOL + 0.1 V
VOL + 0.3 V
VOL + 0.3 V
V
V
V
OH − 0.1 V
2.7 V
OH − 0.3 V
OH − 0.3 V
3.0 V to 3.6 V
1.5 V
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
13 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
V
EXT
V
CC
R
L
V
I
V
O
PULSE
GENERATOR
D.U.T.
C
L
R
L
R
T
mna616
Measurements points are given in Table 12.
Definitions for test circuit:
RL = Load resistor.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to the output impedance Zo of the pulse
generator.
Fig 8. Load circuitry for switching times.
Table 12: Test data
Supply voltage
VCC
Input
VI
Load
CL
VEXT
tr, tf
RL
tPLH, tPHL tPZH, tPHZ tPZL, tPLZ
1.2 V
VCC
≤ 2.5 ns 50 pF
≤ 2.5 ns 50 pF
≤ 2.5 ns 50 pF
500 Ω [1] open
GND
GND
GND
2 × VCC
2 × VCC
2 × VCC
2.7 V
2.7 V
2.7 V
500 Ω
500 Ω
open
open
3.0 V to 3.6 V
[1] The circuit performs better when RL = 1000 Ω.
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
14 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
13. Package outline
SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm
SOT370-1
D
E
A
X
c
y
H
v
M
A
E
Z
25
48
Q
A
2
A
A
(A )
3
1
θ
pin 1 index
L
p
L
24
1
detail X
w
M
b
p
e
0
5
10 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
E
L
L
Q
v
w
y
Z
θ
p
p
1
2
3
max.
8o
0o
0.4
0.2
2.35
2.20
0.3
0.2
0.22 16.00
0.13 15.75
7.6
7.4
10.4
10.1
1.0
0.6
1.2
1.0
0.85
0.40
mm
2.8
0.25
0.635
1.4
0.25
0.18
0.1
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT370-1
MO-118
Fig 9. Package outline SOT370-1.
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
15 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm
SOT362-1
E
D
A
X
c
H
v
M
A
y
E
Z
48
25
Q
A
2
(A )
3
A
A
1
pin 1 index
θ
L
p
L
detail X
1
24
w
M
b
e
p
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions).
A
(1)
(2)
UNIT
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.
8o
0o
0.15
0.05
1.05
0.85
0.28
0.17
0.2
0.1
12.6
12.4
6.2
6.0
8.3
7.9
0.8
0.4
0.50
0.35
0.8
0.4
mm
1.2
0.5
1
0.25
0.25
0.08
0.1
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT362-1
MO-153
Fig 10. Package outline SOT362-1.
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
16 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
14. Revision history
Table 13: Revision history
Document ID
74LVC16241A_3
Modifications:
Release date Data sheet status
20040216 Product data
Change notice
Order number
Supersedes
-
9397 750 12672 74LVC16241A_2
• The format of this data sheet has been redesigned to comply with the new presentation and
information standard of Philips Semiconductors.
• Table 7: added values for Tamb = −40 °C to +125 °C
• Table 8: changed values for Tamb = −40 °C to +85 °C and added values for
T
amb = −40 °C to +125 °C
74LVC16241A_2
74LVC16241A_1
19970729
19951226
Product data
-
-
-
9397 750 04527 74LVC16241A_1
-
-
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
17 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
15. Data sheet status
Level Data sheet status[1] Product status[2] [3]
Definition
I
Objective data
Development
This data sheet contains data from the objective specification for product development. Philips
Semiconductors reserves the right to change the specification in any manner without notice.
II
Preliminary data
Qualification
This data sheet contains data from the preliminary specification. Supplementary data will be published
at a later date. Philips Semiconductors reserves the right to change the specification without notice, in
order to improve the design and supply the best possible product.
III
Product data
Production
This data sheet contains data from the product specification. Philips Semiconductors reserves the
right to make changes at any time in order to improve the design, manufacturing and supply. Relevant
changes will be communicated via a Customer Product/Process Change Notification (CPCN).
[1]
[2]
Please consult the most recently issued data sheet before initiating or completing a design.
The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
[3]
For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
16. Definitions
17. Disclaimers
Short-form specification — The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Life support — These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Limiting values definition — Limiting values given are in accordance with
the Absolute Maximum Rating System (IEC 60134). Stress above one or
more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or at any
other conditions above those given in the Characteristics sections of the
specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Right to make changes — Philips Semiconductors reserves the right to
make changes in the products - including circuits, standard cells, and/or
software - described or contained herein in order to improve design and/or
performance. When the product is in full production (status ‘Production’),
relevant changes will be communicated via a Customer Product/Process
Change Notification (CPCN). Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no
license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are
free from patent, copyright, or mask work right infringement, unless otherwise
specified.
Application information — Applications that are described herein for any
of these products are for illustrative purposes only. Philips Semiconductors
make no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
18. Contact information
For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com
9397 750 12672
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet
Rev. 03 — 16 February 2004
18 of 19
74LVC16241A
Philips Semiconductors
16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state
19. Contents
1
2
3
4
5
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 3
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 5
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
7
7.1
8
Functional description . . . . . . . . . . . . . . . . . . . 7
Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 7
Recommended operating conditions. . . . . . . . 8
Static characteristics. . . . . . . . . . . . . . . . . . . . . 8
Dynamic characteristics . . . . . . . . . . . . . . . . . 10
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 15
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 17
Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 18
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Contact information . . . . . . . . . . . . . . . . . . . . 18
9
10
11
12
13
14
15
16
17
18
© Koninklijke Philips Electronics N.V. 2004
All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner. The information presented in this document does
not form part of any quotation or contract, is believed to be accurate and reliable and may
be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under
patent- or other industrial or intellectual property rights.
Date of release: 16 February 2004
Document order number: 9397 750 12672
Published in The Netherlands
相关型号：
74LVC16241ADL,112
74LVC16241A - 16-bit buffer/line driver with 5 V tolerant inputs/outputs; 3-state SSOP 48-Pin
NXP
74LVC16244ABQ,518
74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state QFN 60-Pin
NXP
74LVC16244ADGG,112
74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state TSSOP 48-Pin
NXP
74LVC16244ADGG,118
74LVC16244A; 74LVCH16244A - 16-bit buffer/line driver; 5 V input/output tolerant; 3-state TSSOP 48-Pin
NXP
©2020 ICPDF网 联系我们和版权申明