74LV125PWDH [NXP]

Quad buffer/line driver 3-State; 四缓冲器/线路驱动器三态
74LV125PWDH
型号: 74LV125PWDH
厂家: NXP    NXP
描述:

Quad buffer/line driver 3-State
四缓冲器/线路驱动器三态

总线驱动器 总线收发器 逻辑集成电路 光电二极管
文件: 总12页 (文件大小:115K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
74LV125  
Quad buffer/line driver (3-State)  
Product specification  
1998 Apr 28  
Supersedes data of 1997 Feb 03  
IC24 Data Handbook  
Philips  
Semiconductors  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
FEATURES  
Wide operating voltage: 1.0 to 5.5 V  
DESCRIPTION  
The 74LV125 is a low-voltage Si-gate CMOS device and is pin and  
function compatible with 74HC/HCT125.  
Optimized for Low Voltage applications: 1.0 to 3.6 V  
The 74LV125 consists of four non-inverting buffers/line drivers with  
3-state outputs. The 3-state outputs (nY) are controlled by the output  
enable input (nOE). A HIGH at nOE causes the outputs to assume a  
high impedance OFF-state.  
Accepts TTL input levels between V = 2.7 V and V = 3.6 V  
CC  
CC  
Typical V  
(output ground bounce) < 0.8 V at V = 3.3 V,  
OLP  
CC  
T
= 25°C.  
amb  
Typical V  
(output V undershoot) > 2 V at V = 3.3 V,  
OHV  
OH  
CC  
T
= 25°C.  
amb  
Output capability: bus driver  
I category: MSI  
CC  
QUICK REFERENCE DATA  
GND = 0 V; T  
= 25°C; t = t 2.5 ns  
amb  
r f  
SYMBOL  
/t  
PARAMETER  
CONDITIONS  
TYPICAL  
UNIT  
ns  
Propagation delay  
nA to nY  
C = 15 pF;  
L
CC  
t
9
PHL PLH  
V
= 3.3 V  
C
Input capacitance  
3.5  
22  
pF  
I
V
= 3.3 V;  
CC  
C
Power dissipation capacitance per buffer  
pF  
PD  
1
V = GND to V  
I
CC  
NOTE:  
1. C is used to determine the dynamic power dissipation (P in µW)  
PD  
D
2
2
P
= C × V  
× f (C × V  
× f ) where:  
D
PD  
CC  
i
L
CC o  
f = input frequency in MHz; C = output load capacitance in pF;  
i
L
f = output frequency in MHz; V = supply voltage in V;  
o
CC  
2
ȍ (C × V  
× f ) = sum of the outputs.  
L
CC  
o
ORDERING INFORMATION  
PACKAGES  
TEMPERATURE RANGE OUTSIDE NORTH AMERICA  
NORTH AMERICA  
74LV125 N  
PKG. DWG. #  
SOT27-1  
14-Pin Plastic DIL  
–40°C to +125°C  
–40°C to +125°C  
–40°C to +125°C  
–40°C to +125°C  
74LV125 N  
74LV125 D  
74LV125 DB  
74LV125 PW  
14-Pin Plastic SO  
74LV125 D  
SOT108-1  
SOT337-1  
SOT402-1  
14-Pin Plastic SSOP Type II  
14-Pin Plastic TSSOP Type I  
74LV125 DB  
74LV125PW DH  
PIN DESCRIPTION  
FUNCTION TABLE  
PIN  
INPUTS  
OUTPUT  
nY  
SYMBOL  
NUMBER  
NAME AND FUNCTION  
nOE  
nA  
1, 4, 10, 13 1OE – 4OE Data enable inputs (active LOW)  
L
L
H
L
H
X
L
H
Z
2, 5, 9, 12  
1A – 4A  
1Y – 4Y  
GND  
Data inputs  
3, 6, 8, 11  
Data Outputs  
NOTES:  
7
Ground (0 V)  
H = HIGH voltage level  
L = LOW voltage level  
X = don’t care  
14  
V
CC  
Positive supply voltage  
Z = high impedance OFF-state  
2
1998 Apr 28  
853–1901 19290  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
PIN CONFIGURATION  
LOGIC SYMBOL (IEEE/IEC)  
2
1
1OE  
1A  
1Y  
2OE  
1
14  
13  
V
CC  
3
6
8
2
4OE  
1
EN1  
3
4
5
6
7
12  
11  
10  
9
4A  
5
4Y  
4
9
2A  
2Y  
3OE  
3A  
GND  
8
3Y  
10  
12  
SV00455  
11  
13  
LOGIC SYMBOL  
SV00457  
3
6
2
1A  
1Y  
2Y  
3Y  
4Y  
1OE  
2A  
1
5
4
9
2OE  
3A  
8
3OE  
4A  
10  
11  
12  
13  
4OE  
SV00456  
RECOMMENDED OPERATING CONDITIONS  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN  
1.0  
0
TYP  
MAX  
5.5  
UNIT  
V
CC  
DC supply voltage  
See Note 1  
3.3  
V
V
V
V
I
Input voltage  
V
CC  
CC  
V
O
Output voltage  
0
V
See DC and AC  
characteristics  
–40  
–40  
+85  
+125  
T
Operating ambient temperature range in free air  
Input rise and fall times  
°C  
amb  
V
V
V
V
= 1.0V to 2.0V  
= 2.0V to 2.7V  
= 2.7V to 3.6V  
= 3.6V to 5.5V  
500  
200  
100  
50  
CC  
CC  
CC  
CC  
t , t  
r
ns/V  
f
NOTE:  
1. The LV is guaranteed to function down to V = 1.0V (input levels GND or V ); DC characteristics are guaranteed from V = 1.2V to V = 5.5V.  
CC  
CC  
CC  
CC  
3
1998 Apr 28  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
1, 2  
ABSOLUTE MAXIMUM RATINGS  
In accordance with the Absolute Maximum Rating System (IEC 134).  
Voltages are referenced to GND (ground = 0 V).  
SYMBOL  
PARAMETER  
DC supply voltage  
CONDITIONS  
RATING  
UNIT  
V
V
CC  
–0.5 to +7.0  
"I  
DC input diode current  
DC output diode current  
V < –0.5 or V > V + 0.5V  
20  
50  
mA  
mA  
IK  
I
I
CC  
"I  
V
O
< –0.5 or V > V + 0.5V  
OK  
O
CC  
DC output source or sink current  
– bus driver outputs  
"I  
–0.5V < V < V + 0.5V  
mA  
O
O
CC  
35  
DC V or GND current for types with  
– bus driver outputs  
CC  
"I  
"I  
,
mA  
GND  
CC  
70  
T
stg  
Storage temperature range  
–65 to +150  
°C  
Power dissipation per package  
– plastic DIL  
– plastic mini-pack (SO)  
for temperature range: –40 to +125°C  
above +70°C derate linearly with 12 mW/K  
above +70°C derate linearly with 8 mW/K  
above +60°C derate linearly with 5.5 mW/K  
750  
500  
400  
P
TOT  
mW  
– plastic shrink mini-pack (SSOP and TSSOP)  
NOTES:  
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the  
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to  
absolute-maximum-rated conditions for extended periods may affect device reliability.  
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
DC ELECTRICAL CHARACTERISTICS  
Over recommended operating conditions, voltages are referenced to GND (ground = 0 V)  
LIMITS  
-40°C to +85°C  
-40°C to +125°C  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
UNIT  
1
MIN  
0.9  
TYP  
MAX  
MIN  
0.9  
MAX  
V
V
V
V
V
V
V
V
V
V
V
V
V
= 1.2 V  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
= 2.0 V  
1.4  
1.4  
HIGH level Input  
voltage  
V
V
IH  
= 2.7 to 3.6 V  
= 4.5 to 5.5 V  
= 1.2 V  
2.0  
2.0  
0.7<V  
0.7<V  
CC  
CC  
0.3  
0.6  
0.8  
0.3  
0.6  
0.8  
= 2.0 V  
LOW level Input  
voltage  
V
V
IL  
= 2.7 to 3.6 V  
= 4.5 to 5.5  
0.3<V  
0.3<V  
CC  
CC  
= 1.2 V; V = V or V –I = 100µA  
1.2  
2.0  
2.7  
3.0  
4.5  
I
IH  
IL;  
O
= 2.0 V; V = V or V –I = 100µA  
1.8  
2.5  
2.8  
4.3  
1.8  
2.5  
2.8  
4.3  
I
IH  
IL;  
O
HIGH level output  
voltage; all outputs  
= 2.7 V; V = V or V –I = 100µA  
V
V
V
V
V
V
I
IH  
IL;  
O
OH  
= 3.0 V; V = V or V –I = 100µA  
I
IH  
IL;  
O
= 4.5 V; V = V or V –I = 100µA  
I
IH  
IL;  
O
HIGH level output  
voltage; BUS driver  
outputs  
V
CC  
V
CC  
= 3.0 V; V = V or V –I = 8mA  
2.40  
3.60  
2.82  
4.20  
2.20  
3.50  
I
IH  
IL;  
O
OH  
= 4.5 V; V = V or V –I = 16mA  
I
IH  
IL;  
O
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 1.2 V; V = V or V I  
IL; O  
= 100µA  
= 100µA  
= 100µA  
= 100µA  
= 100µA  
0
0
0
0
0
I
IH  
= 2.0 V; V = V or V  
I
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
I
IH  
IL; O  
LOW level output  
voltage; all outputs  
= 2.7 V; V = V or V  
I
V
I
IH  
IL; O  
OL  
OL  
= 3.0 V; V = V or V I  
IL; O  
I
IH  
= 4.5 V; V = V or V I  
IL; O  
I
IH  
LOW level output  
voltage; BUS driver  
outputs  
V
= 3.0 V; V = V or V I = 8mA  
IL; O  
0.20  
0.35  
0.40  
0.55  
0.50  
0.65  
CC  
CC  
I
IH  
V
V
= 4.5 V; V = V or V I = 16mA  
IL; O  
I
IH  
4
1998 Apr 28  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
DC ELECTRICAL CHARACTERISTICS (Continued)  
Over recommended operating conditions, voltages are referenced to GND (ground = 0 V)  
LIMITS  
-40°C to +85°C  
-40°C to +125°C  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
UNIT  
1
MIN  
TYP  
MAX  
MIN  
MAX  
Input leakage  
current  
I
V
= 5.5 V; V = V or GND  
1.0  
1.0  
µA  
µA  
µA  
I
CC  
I
CC  
3-State output  
OFF-state current  
V
V
= 5.5 V; V = V or V  
I IH IL;  
CC  
O
I
5
10  
OZ  
CC  
= V or GND  
CC  
Quiescent supply  
current; MSI  
I
V
CC  
= 5.5 V; V = V or GND; I = 0  
20.0  
160  
I
CC  
O
Additional  
quiescent supply  
current per input  
I  
CC  
V
CC  
= 2.7 V to 3.6 V; V = V – 0.6 V  
500  
850  
µA  
I
CC  
NOTE:  
1. All typical values are measured at T  
= 25°C.  
amb  
AC CHARACTERISTICS  
GND = 0V; t = t 2.5ns; C = 50pF; R = 1KΩ  
r
f
L
L
LIMITS  
–40 to +85 °C  
CONDITION  
–40 to +125 °C  
SYMBOL  
PARAMETER  
WAVEFORM  
UNIT  
1
V
(V)  
MIN  
TYP  
55  
MAX  
MIN  
MAX  
CC  
1.2  
2.0  
2.7  
19  
24  
18  
14  
12  
31  
23  
18  
15  
Propagation delay  
nA to nY  
14  
t
t
Figures 1, 2  
Figures 2, 3  
Figures 2, 3  
ns  
ns  
ns  
PHL/ PLH  
2
3.0 to 3.6  
4.5 to 5.5  
1.2  
10  
75  
26  
19  
2.0  
31  
23  
18  
15  
39  
29  
23  
19  
3-State output  
enable time  
nOE to nY  
2.7  
t
t
PZH/ PZL  
2
3.0 to 3.6  
4.5 to 5.5  
1.2  
14  
65  
24  
18  
2.0  
32  
24  
20  
17  
39  
29  
24  
21  
3-State output  
disable time  
nOE to nY  
2.7  
t
t
PHZ/ PLZ  
2
3.0 to 3.6  
4.5 to 5.5  
14  
NOTES:  
1. Unless otherwise stated, all typical values are measured at T  
= 25°C  
amb  
2. Typical values are measured at V = 3.3 V.  
CC  
5
1998 Apr 28  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
AC WAVEFORMS  
TEST CIRCUIT  
V
V
V
= 1.5 V at V 2.7 V and 3.6 V;  
M
CC  
= 0.5 × V at V < 2.7 V and 4.5 V.  
and V are the typical output voltage drop that occur with the  
M
CC  
CC  
V
CC  
2 * V  
CC  
OL  
OH  
Open  
GND  
output load.  
V
X
V
X
V
Y
V
Y
= V + 0.3 V at V 2.7 V and 3.6 V;  
OL CC  
R
R
= 1k  
L
L
= V + 0.1 × V at V < 2.7 V and 4.5 V.  
V
V
O
OL  
CC  
CC  
I
= V – 0.3 V at V 2.7 V and 3.6 V;  
PULSE  
GENERATOR  
OH  
CC  
D.U.T.  
= V – 0.1  
V
at V < 2.7 V and 4.5 V.  
OH  
CC  
CC  
= 1k  
R
T
50 pF  
C
L
V
l
nA INPUT  
GND  
V
M
Test Circuit for Outputs  
t
t
PLH  
PHL  
DEFINITIONS  
V
R
C
R
= Load resistor  
L
L
T
OH  
= Load capacitance includes jig and probe capacitiance.  
= Termination resistance should be equal to Z  
nY OUTPUT  
V
of pulse generators.  
OUT  
M
V
SWITCH POSITION  
OL  
SV00459  
S
TEST  
V
V
I
1
CC  
Figure 1. Input (nA) to output (nY) propagation delays  
and output transition times.  
t
t
Open  
2 * V  
< 2.7V  
V
CC  
PLH/ PHL  
t
t
t
2.7V  
PLZ/ PZL  
CC  
2.7–3.6V  
V
w 4.5V  
CC  
t
GND  
PHZ/ PZH  
V
I
SV00896  
nOE Input  
GND  
V
M
Figure 3. Load circuitry for switching times.  
t
t
PZL  
PLZ  
V
CC  
OUTPUT  
LOW-to-OFF  
OFF-to-LOW  
V
M
V
X
V
OL  
t
PZH  
t
PHZ  
V
OH  
V
Y
OUTPUT  
HIGH-to-OFF  
OFF-to-HIGH  
V
M
GND  
outputs  
disabled  
outputs  
enabled  
outputs  
enabled  
SV00458  
Figure 2. 3-state enable and disable times.  
6
1998 Apr 28  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
DIP14: plastic dual in-line package; 14 leads (300 mil)  
SOT27-1  
7
1998 Apr 20  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
SO14: plastic small outline package; 14 leads; body width 3.9 mm  
SOT108-1  
8
1998 Apr 20  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm  
SOT337-1  
9
1998 Apr 20  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm  
SOT402-1  
10  
1998 Apr 20  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
NOTES  
11  
1998 Apr 20  
Philips Semiconductors  
Product specification  
Quad buffer/line driver (3-State)  
74LV125  
DEFINITIONS  
Data Sheet Identification  
Product Status  
Definition  
This data sheet contains the design target or goal specifications for product development. Specifications  
may change in any manner without notice.  
Objective Specification  
Formative or in Design  
This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips  
Semiconductors reserves the right to make changes at any time without notice in order to improve design  
and supply the best possible product.  
Preliminary Specification  
Product Specification  
Preproduction Product  
Full Production  
This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes  
at any time without notice, in order to improve design and supply the best possible product.  
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products,  
including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips  
Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright,  
or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask  
work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes  
only. PhilipsSemiconductorsmakesnorepresentationorwarrantythatsuchapplicationswillbesuitableforthespecifiedusewithoutfurthertesting  
or modification.  
LIFE SUPPORT APPLICATIONS  
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices,  
orsystemswheremalfunctionofaPhilipsSemiconductorsandPhilipsElectronicsNorthAmericaCorporationProductcanreasonablybeexpected  
to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips  
Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully  
indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.  
Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.  
Sunnyvale, California 94088–3409  
Telephone 800-234-7381  
print code  
Date of release: 05-96  
9397-750-04419  
Document order number:  
Philips  
Semiconductors  

相关型号:

74LV125PWDH-T

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
NXP

74LV126

Quad buffer/line driver 3-State
NXP

74LV126A

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
TI

74LV126D

Quad buffer/line driver 3-State
NXP

74LV126D-T

Bus Driver, 1-Func, 4-Bit, True Output, CMOS, PDSO14,
PHILIPS

74LV126DB

Quad buffer/line driver 3-State
NXP

74LV126DB-T

Bus Driver, 1-Func, 4-Bit, True Output, CMOS, PDSO14,
PHILIPS

74LV126N

Quad buffer/line driver 3-State
NXP

74LV126PW

Quad buffer/line driver 3-State
NXP

74LV126PW-T

Bus Driver, 1-Func, 4-Bit, True Output, CMOS, PDSO14,
PHILIPS

74LV126PWDH

Quad buffer/line driver 3-State
NXP

74LV126PWDH-T

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
NXP