74CBTLV3257DS [NXP]
Quad 1-of-2 multiplexer/demultiplexer; 四-1- - 2多路复用器/多路分解器
| 型号： | 74CBTLV3257DS |
| 厂家： | 
NXP |
| 描述： | Quad 1-of-2 multiplexer/demultiplexer |
| 文件： | 总19页 (文件大小：438K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74CBTLV3257
Quad 1-of-2 multiplexer/demultiplexer
Rev. 2 — 26 November 2010
Product data sheet
1. General description
The 74CBTLV3257 provides a quad 1-of-2 high-speed multiplexer/demultiplexer with
common select (S) and output enable (OE) inputs. The low ON resistance of the switch
allows inputs to be connected to outputs without adding propagation delay or generating
additional ground bounce noise. When pin OE = LOW, one of the two switches is selected
(low-impedance ON-state) with pin S. When pin OE = HIGH, all switches are in the
high-impedance OFF-state, independent of pin S.
Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 2.3 V to 3.6 V.
To ensure the high-impedance OFF-state during power-up or power-down, OE should be
tied to the VCC through a pull-up resistor. The minimum value of the resistor is determined
by the current-sinking capability of the driver.
This device is fully specified for partial power-down applications using IOFF
.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
2. Features and benefits
Supply voltage range from 2.3 V to 3.6 V
High noise immunity
Complies with JEDEC standard:
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
CDM AEC-Q100-011 revision B exceeds 1000 V
5 switch connection between two ports
Rail to rail switching on data I/O ports
CMOS low power consumption
Latch-up performance exceeds 250 mA per JESD78B Class I level A
IOFF circuitry provides partial Power-down mode operation
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
3. Ordering information
Table 1.
Ordering information
Type number
Package
Temperature range Name
Description
Version
74CBTLV3257D
40 C to +125 C
SO16
plastic small outline package; 16 leads; body width
3.9 mm
SOT109-1
SOT519-1
SOT403-1
74CBTLV3257DS 40 C to +125 C
74CBTLV3257PW 40 C to +125 C
74CBTLV3257BQ 40 C to +125 C
SSOP16[1] plastic shrink small outline package; 16 leads;
body width 3.9 mm; lead pitch 0.635 mm
TSSOP16
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
DHVQFN16 plastic dual-in-line compatible thermal enhanced very SOT763-1
thin quad flat package; no leads; 16 terminals; body
2.5 3.5 0.85 mm
[1] Also known as QSOP16.
4. Functional diagram
4
2
3
1A
2A
3A
4A
1B1
1B2
2B1
2B2
3B1
3B2
4B1
4B2
7
5
6
9
11
10
14
13
12
1
S
15
OE
001aal213
Fig 1. Logic diagram
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
2 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
5. Pinning information
5.1 Pinning
74CBTLV3257
74CBTLV3257
terminal 1
index area
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
S
1B1
1B2
1A
V
CC
OE
4B1
4B2
4A
74CBTLV3257
2
3
4
5
6
7
15
14
13
12
11
10
1B1
1B2
1A
OE
4B1
4B2
4A
1
2
3
4
5
6
7
8
16
15
14
13
S
1B1
1B2
1A
V
CC
OE
4B1
4B2
2B1
2B2
2A
2B1
2B2
2A
3B1
3B2
(1)
GND
12 4A
3B1
3B2
3A
2B1
2B2
2A
11
10
9
3B1
3B2
3A
001aal216
GND
GND
Transparent top view
001aal214
001aal215
(1) This is not a supply pin. The
substrate is attached to this pad
using conductive die attach
material. There is no electrical or
mechanical requirement to
solder this pad. However, if it is
soldered, the solder land should
remain floating or be connected
to GND.
Fig 2. Pin configuration
Fig 3. Pin configuration
Fig 4. Pin configuration
SOT763-1 (DHVQFN16)
SOT109-1 (SO16) and
SOT519-1 (SSOP16)
SOT403-1 (TSSOP16)
5.2 Pin description
Table 2.
Symbol
S
Pin description
Pin
Description
select input
1
1B1 to 4B1
1B2 to 4B2
1A to 4A
GND
2, 5, 11, 14
B1 input/output
B2 input/output
A input/output
ground (0 V)
3, 6, 10, 13
4, 7, 9, 12
8
OE
15
16
output enable input (active LOW)
supply voltage
VCC
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
3 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
6. Functional description
Table 3.
Function table[1]
Inputs
Function switch
OE
L
S
L
nA = nB1
L
H
X
nA = nB2
H
disconnect nA and nBn
[1] H = HIGH voltage level; L = LOW voltage level.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
VCC
VI
Parameter
Conditions
Min
0.5
0.5
0.5
50
-
Max
+4.6
+4.6
VCC + 0.5
-
Unit
V
supply voltage
[1]
[2]
input voltage
control inputs
V
VSW
IIK
switch voltage
enable and disable mode
VI < 0.5 V
V
input clamping current
switch clamping current
switch current
mA
mA
mA
mA
mA
C
ISK
VI < 0.5 V or VI > VCC + 0.5 V
VSW = 0 V to VCC
50
ISW
-
128
+100
-
ICC
supply current
-
IGND
Tstg
Ptot
ground current
100
65
-
storage temperature
total power dissipation
+150
500
[3]
Tamb = 40 C to +125 C
mW
[1] The minimum input voltage rating may be exceeded if the input clamping current ratings are observed.
[2] The switch voltage ratings may be exceeded if switch clamping current ratings are observed
[3] For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
For DHVQFN16 packages: Ptot derates linearly with 4.5 mW/K above 60 C.
8. Recommended operating conditions
Table 5.
Symbol
VCC
Recommended operating conditions
Parameter
Conditions
Min
Max
3.6
Unit
supply voltage
input voltage
2.3
0
V
VI
3.6
V
VSW
switch voltage
ambient temperature
enable and disable mode
0
VCC
+125
200
V
Tamb
40
0
C
ns/V
[1]
t/V
input transition rise and fall rate VCC = 2.3 V to 3.6 V
[1] Applies to control signal levels.
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
4 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Tamb = 40 C to +85 C Tamb = 40 C to +125 C Unit
Min
1.7
2.0
-
Typ[1]
Max
-
Min
1.7
2.0
-
Max
-
VIH
VIL
HIGH-level
input voltage
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
-
-
-
-
-
V
-
-
V
LOW-levelinput VCC = 2.3 V to 2.7 V
voltage
0.7
0.9
1
0.7
0.9
20
V
VCC = 3.0 V to 3.6 V
-
-
V
II
input leakage
current
pin OE, S; VI = GND to VCC
VCC = 3.6 V
;
-
-
A
IS(OFF)
IS(ON)
IOFF
ICC
OFF-state
leakage current
VCC = 3.6 V; see Figure 5
-
-
-
-
-
-
-
-
1
1
-
-
-
-
20
20
50
50
A
A
A
A
ON-state
leakage current
VCC = 3.6 V; see Figure 6
power-off
leakage current VCC = 0 V
VI or VO = 0 V to 3.6 V;
10
10
supply current VI = GND or VCC; IO = 0 A;
VSW = GND or VCC
VCC = 3.6 V
;
[2]
ICC
additional
pin OE, S; VI = VCC 0.6 V;
-
-
300
-
2000
A
supply current VSW = GND or VCC
;
VCC = 3.6 V
CI
input
capacitance
pin OE, S; VCC = 3.3 V;
VI = 0 V to 3.3 V
-
-
-
0.9
5.2
-
-
-
-
-
-
-
-
-
pF
pF
pF
CS(OFF) OFF-state
capacitance
VCC = 3.3 V; VI = 0 V to 3.3 V
CS(ON)
ON-state
VCC = 3.3 V; VI = 0 V to 3.3 V
14.3
capacitance
[1] All typical values are measured at Tamb = 25 C.
[2] One input at 3 V, other inputs at VCC or GND.
9.1 Test circuits
V
CC
V
CC
nOE
nBn
nOE
nA
V
V
IL
IH
I
I
I
s
s
s
nA
nBn
A
A
A
GND
GND
V
V
V
V
O
l
O
l
001aai101
001aai103
VI = VCC or GND and VO = GND or VCC
.
VI = VCC or GND and VO = open circuit.
Fig 5. Test circuit for measuring OFF-state leakage
current (one switch)
Fig 6. Test circuit for measuring ON-state leakage
current (one switch)
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
5 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
9.2 ON resistance
Table 7.
Resistance RON
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.
Symbol Parameter Conditions Tamb = 40 C to +85 C Tamb = 40 C to +125 C Unit
Min
Typ[1]
Max
Min
Max
[2]
RON
ON resistance VCC = 2.3 V to 2.7 V;
see Figure 8 to Figure 10
ISW = 64 mA; VI = 0 V
ISW = 24 mA; VI = 0 V
ISW = 15 mA; VI = 1.7 V
-
-
-
4.2
4.2
8.4
8.0
8.0
-
-
-
15.0
15.0
60.0
40.0
VCC = 3.0 V to 3.6 V;
see Figure 11 to Figure 13
ISW = 64 mA; VI = 0 V
ISW = 24 mA; VI = 0 V
ISW = 15 mA; VI = 2.4 V
-
-
-
4.0
4.0
6.2
7.0
7.0
-
-
-
11.0
11.0
25.5
15.0
[1] Typical values are measured at Tamb = 25 C and nominal VCC
.
[2] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is
determined by the lower of the voltages of the two (A or B) terminals.
9.3 ON resistance test circuit and graphs
001aai109
11
R
ON
(Ω)
9
7
5
3
V
SW
V
V
CC
(1)
(2)
nOE
nA
V
IL
nBn
(3)
(4)
GND
V
I
SW
l
0
0.5
1.0
1.5
2.0
2.5
V (V)
I
001aai104
RON = VSW / ISW
.
(1) Tamb = 125 C.
(2) Tamb = 85 C.
(3)
Tamb = 25 C.
(4) Tamb = 40 C.
Fig 7. Test circuit for measuring ON resistance
(one switch)
Fig 8. ON resistance as a function of input voltage;
VCC = 2.5 V; ISW = 15 mA
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
6 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
001aai110
001aai111
11
11
R
ON
R
ON
(Ω)
(Ω)
9
7
5
3
9
7
5
3
(1)
(2)
(1)
(2)
(3)
(4)
(3)
(4)
0
0.5
1.0
1.5
2.0
2.5
0
0.5
1.0
1.5
2.0
2.5
V (V)
I
V (V)
I
(1) Tamb = 125 C.
(2) amb = 85 C.
(1) Tamb = 125 C.
(2) amb = 85 C.
T
T
(3) Tamb = 25 C.
(4) Tamb = 40 C.
(3) Tamb = 25 C.
(4) Tamb = 40 C.
Fig 9. ON resistance as a function of input voltage;
VCC = 2.5 V; ISW = 24 mA
Fig 10. ON resistance as a function of input voltage;
VCC = 2.5 V; ISW = 64 mA
001aai105
001aai106
8
8
R
ON
R
ON
(Ω)
(Ω)
6
4
2
6
4
2
(1)
(2)
(1)
(2)
(3)
(4)
(3)
(4)
0
1
2
3
4
0
1
2
3
4
V (V)
I
V (V)
I
(1) Tamb = 125 C.
(2) amb = 85 C.
(1) Tamb = 125 C.
(2) amb = 85 C.
T
T
(3) Tamb = 25 C.
(4) Tamb = 40 C.
(3) Tamb = 25 C.
(4) Tamb = 40 C.
Fig 11. ON resistance as a function of input voltage;
VCC = 3.3 V; ISW = 15 mA
Fig 12. ON resistance as a function of input voltage;
VCC = 3.3 V; ISW = 24 mA
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
7 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
001aai107
7.5
R
ON
(Ω)
6.5
5.5
4.5
3.5
2.5
(1)
(2)
(3)
(4)
0
1
2
3
4
V (V)
I
(1) Tamb = 125 C.
(2) Tamb = 85 C.
(3) Tamb = 25 C.
(4)
Tamb = 40 C.
Fig 13. ON resistance as a function of input voltage; VCC = 3.3 V; ISW = 64 mA
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
8 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
10. Dynamic characteristics
Table 8.
Dynamic characteristics
GND = 0 V; for test circuit see Figure 16
Symbol Parameter Conditions
Tamb = 40 C to +85 C Tamb = 40 C to +125 C Unit
Min
Typ[1]
Max
Min
Max
[2][3]
tpd
ten
tdis
propagation delay nA to nBn or nBn to nA;
see Figure 14
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
S to nA; see Figure 14
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
-
-
-
-
0.15
0.15
-
-
0.25
0.25
ns
ns
[3]
[4]
1.0
1.0
3.8
3.2
6.1
5.3
1.0
1.0
6.7
5.8
ns
ns
enable time
OE to nA or nBn;
see Figure 15
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
S to nBn; see Figure 15
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
1.0
1.0
2.2
2.0
5.6
5.0
1.0
1.0
6.2
5.5
ns
ns
1.0
1.0
3.5
3.0
6.1
5.3
1.0
1.0
6.7
5.8
ns
ns
[5]
disable time
OE to nA or nBn;
see Figure 15
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
S to nBn; see Figure 15
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
1.0
1.0
2.6
3.1
5.5
5.5
1.0
1.0
6.1
6.1
ns
ns
1.0
1.0
2.6
3.2
4.8
4.5
1.0
1.0
5.3
5.0
ns
ns
[1] All typical values are measured at Tamb = 25 C and at nominal VCC
.
[2] The propagation delay is the calculated RC time constant of the on-state resistance of the switch and the load capacitance, when driven
by an ideal voltage source (zero output impedance).
[3]
t
pd is the same as tPLH and tPHL
.
[4] ten is the same as tPZH and tPZL
.
[5] tdis is the same as tPHZ and tPLZ
.
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
9 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
11. Waveforms
V
I
V
V
M
input
0 V
M
t
t
PLH
PHL
V
OH
V
V
M
output
M
V
OL
001aai367
Measurement points are given in Table 9.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 14. The data input (nA or nBn) to output (nBn or nA) propagation delays
Table 9.
Measurement points
Supply voltage
VCC
Input
VM
Output
VM
VI
tr = tf
VX
VY
2.3 V to 2.7 V
3.0 V to 3.6 V
0.5VCC
0.5VCC
VCC
VCC
2.0 ns
2.0 ns
0.5VCC
0.5VCC
VOL + 0.15 V
VOL + 0.3 V
VOH 0.15 V
VOH 0.3 V
V
I
V
V
M
OE, S input
M
GND
t
t
PZL
PLZ
V
CC
output
LOW-to-OFF
OFF-to-LOW
V
M
V
X
V
OL
t
t
PZH
PHZ
V
OH
V
Y
output
HIGH-to-OFF
OFF-to-HIGH
V
M
GND
switch
enabled
switch
disabled
switch
enabled
001aal217
Measurement points are given in Table 9.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 15. Enable and disable times
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
10 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
t
W
V
I
90 %
negative
pulse
V
V
V
M
M
10 %
0 V
t
t
r
f
t
t
f
r
V
I
90 %
positive
pulse
V
M
M
10 %
0 V
t
W
V
EXT
R
V
CC
L
V
V
O
I
G
DUT
R
T
C
L
R
L
001aae331
Test data is given in Table 10.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 16. Test circuit for measuring switching times
Table 10. Test data
Supply voltage
VCC
Load
CL
VEXT
RL
tPLH, tPHL
open
tPZH, tPHZ
GND
tPZL, tPLZ
2VCC
2.3 V to 2.7 V
3.0 V to 3.6 V
30 pF
50 pF
500
500
open
GND
2VCC
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
11 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
12. Package outline
SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1
D
E
A
X
v
c
y
H
M
A
E
Z
16
9
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
8
e
w
M
detail X
b
p
0
2.5
scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.
0.25
0.10
1.45
1.25
0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8
6.2
5.8
1.0
0.4
0.7
0.6
0.7
0.3
mm
1.27
0.05
1.05
0.041
1.75
0.25
0.01
0.25
0.01
0.25
0.1
8o
0o
0.010 0.057
0.004 0.049
0.019 0.0100 0.39
0.014 0.0075 0.38
0.16
0.15
0.244
0.228
0.039 0.028
0.016 0.020
0.028
0.012
inches
0.069
0.01 0.004
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT109-1
076E07
MS-012
Fig 17. Package outline SOT109-1 (SO16)
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
12 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
SSOP16: plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm
SOT519-1
D
E
A
X
c
y
H
v
M
A
E
Z
9
16
A
2
A
(A )
3
A
1
θ
L
p
L
8
1
detail X
w
M
e
b
p
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
v
w
y
Z
θ
p
p
1
2
3
E
max.
8o
0o
0.25
0.10
1.55
1.40
0.31
0.20
0.25
0.18
5.0
4.8
4.0
3.8
6.2
5.8
0.89
0.41
0.18
0.05
mm
1.73
0.25
0.635
1
0.2
0.18
0.09
Note
1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-05-04
03-02-18
SOT519-1
Fig 18. Package outline SOT519-1 (SSOP16)
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
13 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm
SOT403-1
D
E
A
X
c
y
H
v
M
A
E
Z
9
16
Q
(A )
3
A
2
A
A
1
pin 1 index
θ
L
p
L
1
8
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.40
0.06
mm
1.1
0.65
0.25
1
0.2
0.13
0.1
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-18
SOT403-1
MO-153
Fig 19. Package outline SOT403-1 (TSSOP16)
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
14 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm
SOT763-1
B
A
D
A
A
1
E
c
detail X
terminal 1
index area
C
terminal 1
index area
e
1
y
y
e
b
v
M
C
C
A
B
C
1
w
M
2
7
L
1
8
9
E
h
e
16
15
10
D
h
X
0
2.5
scale
5 mm
DIMENSIONS (mm are the original dimensions)
(1)
A
(1)
(1)
UNIT
A
b
c
E
e
e
y
D
D
E
L
v
w
y
1
1
h
1
h
max.
0.05 0.30
0.00 0.18
3.6
3.4
2.15
1.85
2.6
2.4
1.15
0.85
0.5
0.3
mm
0.05
0.1
1
0.2
0.5
2.5
0.1
0.05
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
02-10-17
03-01-27
SOT763-1
- - -
MO-241
- - -
Fig 20. Package outline SOT763-1 (DHVQFN16)
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
15 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
13. Abbreviations
Table 11. Abbreviations
Acronym
CDM
Description
Charged Device Model
Complementary Metal-Oxide Semiconductor
Device Under Test
CMOS
DUT
ESD
ElectroStatic Discharge
Human Body Model
HBM
MM
Machine Model
14. Revision history
Table 12. Revision history
Document ID
74CBTLV3257 v.2
Modifications:
Release date
20101126
Data sheet status
Change notice
Supersedes
Product data sheet
-
74CBTLV3257 v.1
• Figure note [1] of Figure 4: changed.
• Table note [2] of Table 8: “maximum” removed.
20100112 Product data sheet
74CBTLV3257 v.1
-
-
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
16 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
15. Legal information
15.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
suitable for use in medical, military, aircraft, space or life support equipment,
15.2 Definitions
nor in applications where failure or malfunction of an NXP Semiconductors
product can reasonably be expected to result in personal injury, death or
severe property or environmental damage. NXP Semiconductors accepts no
liability for inclusion and/or use of NXP Semiconductors products in such
equipment or applications and therefore such inclusion and/or use is at the
customer’s own risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Suitability for use in automotive applications — This NXP
Semiconductors product has been qualified for use in automotive
applications. The product is not designed, authorized or warranted to be
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
17 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from national authorities.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
74CBTLV3257
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 26 November 2010
18 of 19
74CBTLV3257
NXP Semiconductors
Quad 1-of-2 multiplexer/demultiplexer
17. Contents
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
5
5.1
5.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
6
7
8
Functional description . . . . . . . . . . . . . . . . . . . 4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 4
9
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Test circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
ON resistance. . . . . . . . . . . . . . . . . . . . . . . . . . 6
ON resistance test circuit and graphs. . . . . . . . 6
9.1
9.2
9.3
10
11
12
13
14
Dynamic characteristics . . . . . . . . . . . . . . . . . . 9
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 16
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 16
15
Legal information. . . . . . . . . . . . . . . . . . . . . . . 17
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 17
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 18
15.1
15.2
15.3
15.4
16
17
Contact information. . . . . . . . . . . . . . . . . . . . . 18
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2010.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 26 November 2010
Document identifier: 74CBTLV3257
相关型号：
74CBTLV3257DS-Q100,118
Multiplexer And Demux/Decoder, CBTLV/3B Series, 4-Func, 1 Line Input, 2 Line Output, True Output, CMOS, PDSO16
NXP
74CBTLV3257PG
Bus Exchanger, CBTLV/3B Series, 1-Func, 4-Bit, True Output, CMOS, PDSO16, TSSOP-16
IDT
©2020 ICPDF网 联系我们和版权申明