DS26C32AMWG/883 [NSC]

IC QUAD LINE RECEIVER, CDSO16, CERAMIC, SOIC-16, Line Driver or Receiver;
DS26C32AMWG/883
型号: DS26C32AMWG/883
厂家: National Semiconductor    National Semiconductor
描述:

IC QUAD LINE RECEIVER, CDSO16, CERAMIC, SOIC-16, Line Driver or Receiver

CD 接口集成电路
文件: 总15页 (文件大小:355K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
MICROCIRCUIT DATA SHEET  
Original Creation Date: 01/23/96  
Last Update Date: 05/04/01  
MNDS26C32AM-X REV 0B0  
Last Major Revision Date: 01/23/96  
CMOS QUAD DIFFERENTIAL LINE RECEIVER  
General Description  
The DS26C32A is a quad differential line receiver designed to meet the RS-422, RS-423, and  
Federal Standards 1020 to 1030 for balanced and unbalanced digital data transmission,  
while retaining the low power characteristics of CMOS.  
The DS26C32A has an input sensitivity of 200 mV over the common mode input voltage range  
of + 7V. Each receiver is also equipped with input fail-safe circuitry, which causes the  
output to go to a logic "1" state when the inputs are open.  
The DS26C32A provides an enable and disable function common to all four receivers, and  
features TRI-STATE outputs with 6 mA source and sink capability. This product is pin  
compatible with the DS26LS32A and the AM26LS32.  
Industry Part Number  
NS Part Numbers  
DS26C32A  
DS26C32AME/883  
DS26C32AMJ/883  
DS26C32AMW/883  
DS26C32AMWG/883  
Prime Die  
DS26C32  
Controlling Document  
SEE FEATUES SECTION  
Processing  
Subgrp Description  
Temp (oC)  
MIL-STD-883, Method 5004  
1
Static tests at  
+25  
2
Static tests at  
+125  
-55  
3
Static tests at  
4
Dynamic tests at  
Dynamic tests at  
Dynamic tests at  
Functional tests at  
Functional tests at  
Functional tests at  
Switching tests at  
Switching tests at  
Switching tests at  
+25  
Quality Conformance Inspection  
5
+125  
-55  
6
MIL-STD-883, Method 5005  
7
+25  
8A  
8B  
9
+125  
-55  
+25  
10  
11  
+125  
-55  
1
MICROCIRCUIT DATA SHEET  
MNDS26C32AM-X REV 0B0  
Features  
- Low power CMOS design  
- +0.2V sensitivity over the entire common mode range  
- Input fail-safe circuitry  
- Inputs won't load line when Vcc = 0V  
- Meets the requirements of EIA standard RS-422  
- TRI-STATE outputs for connection to system buses  
CONTROLLING DOCUMENTS:  
DS26C32AME/883  
DS26C32AMJ/883  
DS26C32AMW/883  
DS26C32AMWG/883  
5962-9164001M2A  
5962-9164001MEA  
5962-9164001MFA  
5962-9164001MXA  
2
MICROCIRCUIT DATA SHEET  
MNDS26C32AM-X REV 0B0  
(Absolute Maximum Ratings)  
(Note 1)  
Supply Voltage (Vcc)  
7V  
Common Mode Range (Vcm)  
+14V  
+14V  
7V  
Differential Input Voltage  
(Vdiff)  
Enable Input Voltage (Vin)  
Storage Temperature Range (Tstg)  
-65 C < Ta < +150 C  
260 C  
Lead Temperature  
(Soldering 4 seconds)  
Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device  
cannot be guaranteed. They are not meant to imply that the device should be operated  
at these limits. The table of "Electrical Characteristics" provide conditions for  
actual device operation.  
Recommended Operating Conditions  
Operating Voltage (Vcc)  
4.5V to 5.5V  
Operating Temperature Range  
-55 C < Ta < +125 C  
3
MICROCIRCUIT DATA SHEET  
MNDS26C32AM-X REV 0B0  
Electrical Characteristics  
DC PARAMETERS  
PIN-  
NAME  
SUB-  
SYMBOL  
Vtl  
PARAMETER  
CONDITIONS  
NOTES  
MIN  
MAX UNIT  
+200 mV  
GROUPS  
Minimum  
Differential  
Input Voltage  
Vcc=5V, Vout=Voh or Vol, -7 < Vcm < +7  
1
-200  
1, 2,  
3
Rin  
Iin  
Input Resistance Vcc= 5V, -7 < Vcm < +7,  
"One input AC Gnd"  
4.5  
11  
KOhm 1, 2,  
3
Input Current  
Vcc=5V, Vin= +10V, Other Input = Gnd  
+1.8  
-2.7  
mA  
mA  
V
1, 2,  
3
Vcc=5V, Vin= -10V, Other Input = Gnd  
Vcc=4.5V, Vdiff=+1V, Iout = -6.0mA  
1, 2,  
3
Voh  
Vol  
Vih  
Logical "1"  
Output Voltage  
3.8  
2.0  
1, 2,  
3
Logical "0"  
Output Voltage  
Vcc=5.5V, Vcc=Max, Vdiff=-1V,  
Iout = 6.0mA  
0.3  
V
1, 2,  
3
Minimum Enable  
High Level  
Voltage  
1
1
V
1, 2,  
3
Vil  
Ioz  
Maximum Enable  
Low Level Voltage  
0.8  
V
1, 2,  
3
Maximum TRI-STATE Vout=Vcc or Gnd, Enable = Vil,  
+5.0  
uA  
1, 2,  
3
Output Leakage  
Current  
Enable = Vih  
Ii  
Maximum Enable  
Input Current  
Vin = Vcc or Gnd  
Vdif= +1V, Vcc = 5.5V  
+ 1.0 uA  
25 mA  
1, 2,  
3
Icc  
Quiescent Power  
Supply Current  
1, 2,  
3
4
MICROCIRCUIT DATA SHEET  
MNDS26C32AM-X REV 0B0  
Electrical Characteristics  
AC PARAMETERS: PROPAGATION DELAY TIME:  
(The following conditions apply to all the following parameters, unless otherwise specified.)  
AC: Vcc=5V +10%, Cl=50pF, Vdiff=2.5V  
PIN-  
NAME  
SUB-  
SYMBOL  
tPLH  
PARAMETER  
CONDITIONS  
NOTES  
MIN  
MAX UNIT  
GROUPS  
Input to Output  
Propagation Delay  
Vcm= 0V  
Vcm= 0V  
35  
nS  
nS  
nS  
nS  
nS  
nS  
nS  
nS  
9, 10,  
11  
tPHL  
tRise  
tFall  
tPLZ  
tPZL  
tPHZ  
tPZH  
Input to Output  
Propagation Delay  
35  
9
9, 10,  
11  
Output Rise Time Vcm= 0V  
9, 10,  
11  
Output Fall Time Vcm= 0V  
9
9, 10,  
11  
Output Disable  
Time  
Rl=1000 Ohms  
29  
29  
29  
29  
9, 10,  
11  
Output Enable  
Time  
Rl=1000 Ohms  
Rl=1000 Ohms  
Rl=1000 Ohms  
9, 10,  
11  
Output Disable  
Time  
9, 10,  
11  
Output Enable  
Time  
9, 10,  
11  
Note 1: Parameter tested go-no-go only.  
5
MICROCIRCUIT DATA SHEET  
MNDS26C32AM-X REV 0B0  
Graphics and Diagrams  
GRAPHICS#  
DESCRIPTION  
E20ARE  
LCC (E), TYPE C, 20 TERMINAL(P/P DWG)  
CERDIP (J), 16 LEAD (P/P DWG)  
J16ARL  
P000355A  
P000439A  
P000440A  
P000443A  
W16ARL  
CERAMIC SOIC (WG), 16 LEAD (PINOUT)  
CERDIP (J), 16 LEAD (PIN OUT)  
LCC (E), TYPE C, 20 TERMINAL (PINOUT)  
CERPACK (W), 16 LEAD (PIN OUT)  
CERPACK (W), 16 LEAD (P/P DWG)  
CERAMIC SOIC (WG), 16 LEAD (P/P DWG)  
WG16ARC  
See attached graphics following this page.  
6
ꢇꢌꢎꢁꢈꢏꢎꢆꢊꢐꢑ  
ꢀꢁꢂꢃꢂꢄꢅꢆꢇꢂꢈꢅꢉꢆꢊꢋꢈꢂꢌꢍꢋꢈ  
ꢈꢍꢕꢕꢅꢈꢒꢋꢍꢕꢂꢇꢋꢆꢑꢉꢆꢊ  
ꢒꢍꢓꢂꢔꢋꢅꢐ  
ꢓꢖꢖꢖꢏꢗꢗꢆ  
IN- A  
IN+ A  
V
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC  
IN- B  
OUTPUT A  
ENABLE  
IN+ B  
OUTPUT B  
ENABLE  
OUTPUT C  
IN+ C  
OUTPUT D  
IN- C  
IN+ D  
IN- D  
GND  
DS26C32AMJ  
16 - LEAD DIP  
CONNECTION DIAGRAM  
TOP VIEW  
P000439A  
MIL/AEROSPACE OPERATIONS  
2900 SEMICONDUCTOR DRIVE  
SANTA CLARA, CA 95050  
V
IN- A  
IN- D  
19  
IN+ A  
N/C  
1
CC  
3
2
20  
OUTPUT A  
IN+ D  
4
5
6
7
8
18  
17  
16  
15  
14  
ENABLE  
N/C  
OUTPUT D  
N/C  
OUTPUT B  
ENABLE  
IN+ B  
OUTPUT C  
9
10  
11  
12  
13  
IN- B  
GND  
IN- C  
IN+ C  
N/C  
DS26C32AME  
20 - LEAD LCC  
CONNECTION DIAGRAM  
TOP VIEW  
P000440A  
MIL/AEROSPACE OPERATIONS  
2900 SEMICONDUCTOR DRIVE  
SANTA CLARA, CA 95050  
IN- A  
IN+ A  
V
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC  
IN- B  
OUTPUT A  
ENABLE  
IN+ B  
OUTPUT B  
ENABLE  
OUTPUT C  
IN+ C  
OUTPUT D  
IN- C  
IN+ D  
IN- D  
GND  
DS26C32AMW  
16 - LEAD CERPACK  
CONNECTION DIAGRAM  
TOP VIEW  
P000443A  
MIL/AEROSPACE OPERATIONS  
2900 SEMICONDUCTOR DRIVE  
SANTA CLARA, CA 95050  
MICROCIRCUIT DATA SHEET  
MNDS26C32AM-X REV 0B0  
Revision History  
Rev ECN # Rel Date Originator Changes  
0B0  
M0002087 05/04/01  
Rose Malone  
Update MDS: MNDS26C32AM-X, Rev. 0A0 to MNDS26C32AM-X,  
Rev. 0B0. Added to Main Table, Features Section and  
Graphics Section reference WG pkg.  
7

相关型号:

DS26C32AT

Quad Differential Line Receiver
NSC

DS26C32AT

CMOS 四路差动线路接收器
TI

DS26C32ATJ

暂无描述
NSC

DS26C32ATM

Quad Differential Line Receiver
NSC

DS26C32ATM

DS26C32AT/DS26C32AM Quad Differential Line Receiver
TI

DS26C32ATM/NOPB

DS26C32AT/DS26C32AM Quad Differential Line Receiver
TI

DS26C32ATMDC

暂无描述
TI

DS26C32ATMWC

IC QUAD LINE RECEIVER, UUC16, WAFER, Line Driver or Receiver
NSC

DS26C32ATMX

DS26C32AT/DS26C32AM Quad Differential Line Receiver
TI

DS26C32ATMX/NOPB

DS26C32AT/DS26C32AM Quad Differential Line Receiver
TI

DS26C32ATMX/NOPB

QUAD LINE RECEIVER, PDSO16, PLASTIC, SOIC-16
ROCHESTER

DS26C32ATN

Quad Differential Line Receiver
NSC